{"id":"https://openalex.org/W2150641515","doi":"https://doi.org/10.1109/tie.2009.2038946","title":"A Method Based on Petri Nets and a Matrix Model to Implement Reconfigurable Logic Controllers","display_name":"A Method Based on Petri Nets and a Matrix Model to Implement Reconfigurable Logic Controllers","publication_year":2010,"publication_date":"2010-01-12","ids":{"openalex":"https://openalex.org/W2150641515","doi":"https://doi.org/10.1109/tie.2009.2038946","mag":"2150641515"},"language":"en","primary_location":{"id":"doi:10.1109/tie.2009.2038946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tie.2009.2038946","pdf_url":null,"source":{"id":"https://openalex.org/S58031724","display_name":"IEEE Transactions on Industrial Electronics","issn_l":"0278-0046","issn":["0278-0046","1557-9948"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045528590","display_name":"Celso F. Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Celso F. Silva","raw_affiliation_strings":["Department of System Engineering and Automation, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of System Engineering and Automation, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077281057","display_name":"C. Quint\u00e1ns","orcid":"https://orcid.org/0000-0001-7254-6107"},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Camilo Quintans","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079228975","display_name":"Antonio Colmenar\u2010Santos","orcid":"https://orcid.org/0000-0001-8543-4550"},"institutions":[{"id":"https://openalex.org/I178450904","display_name":"Universidad Nacional de Educaci\u00f3n a Distancia","ror":"https://ror.org/02msb5n36","country_code":"ES","type":"education","lineage":["https://openalex.org/I178450904"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Colmenar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Spanish University for Distance Education (UNED), Madrid, Spain","Electrical and Computer Engineering Department, Spanish University of Distance Education, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Spanish University for Distance Education (UNED), Madrid, Spain","institution_ids":["https://openalex.org/I178450904"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Spanish University of Distance Education, Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005255856","display_name":"Manuel Castro","orcid":"https://orcid.org/0000-0003-3559-4235"},"institutions":[{"id":"https://openalex.org/I178450904","display_name":"Universidad Nacional de Educaci\u00f3n a Distancia","ror":"https://ror.org/02msb5n36","country_code":"ES","type":"education","lineage":["https://openalex.org/I178450904"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel A. Castro","raw_affiliation_strings":["Electrical and Computer Engineering Department, Spanish University for Distance Education (UNED), Madrid, Spain","Electrical and Computer Engineering Department, Spanish University of Distance Education, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Spanish University for Distance Education (UNED), Madrid, Spain","institution_ids":["https://openalex.org/I178450904"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, Spanish University of Distance Education, Madrid, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039960952","display_name":"Enrique Mandado","orcid":null},"institutions":[{"id":"https://openalex.org/I6289922","display_name":"Universidade de Vigo","ror":"https://ror.org/05rdf8595","country_code":"ES","type":"education","lineage":["https://openalex.org/I6289922"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Enrique Mandado","raw_affiliation_strings":["Department of Electronic Technology, University of Vigo, Vigo, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Technology, University of Vigo, Vigo, Spain","institution_ids":["https://openalex.org/I6289922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045528590"],"corresponding_institution_ids":["https://openalex.org/I6289922"],"apc_list":null,"apc_paid":null,"fwci":1.3671,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.82281571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"57","issue":"10","first_page":"3544","last_page":"3556"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.8425998687744141},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7381689548492432},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7239395976066589},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809347867965698},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5218671560287476},{"id":"https://openalex.org/keywords/programmable-logic-controller","display_name":"Programmable logic controller","score":0.4995410442352295},{"id":"https://openalex.org/keywords/function-block-diagram","display_name":"Function block diagram","score":0.4553819000720978},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42087921500205994},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.41904976963996887},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.3880639672279358},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32925736904144287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3224661946296692},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.289755642414093},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2760830819606781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1782851219177246}],"concepts":[{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.8425998687744141},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7381689548492432},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7239395976066589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809347867965698},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5218671560287476},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.4995410442352295},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.4553819000720978},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42087921500205994},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.41904976963996887},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3880639672279358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32925736904144287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3224661946296692},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.289755642414093},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2760830819606781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1782851219177246},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tie.2009.2038946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tie.2009.2038946","pdf_url":null,"source":{"id":"https://openalex.org/S58031724","display_name":"IEEE Transactions on Industrial Electronics","issn_l":"0278-0046","issn":["0278-0046","1557-9948"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Industrial Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1016140993","https://openalex.org/W1505489763","https://openalex.org/W1508998125","https://openalex.org/W1548237477","https://openalex.org/W1558915518","https://openalex.org/W1619727294","https://openalex.org/W1906342691","https://openalex.org/W1918908119","https://openalex.org/W1963536669","https://openalex.org/W1966415715","https://openalex.org/W1996109622","https://openalex.org/W2030359170","https://openalex.org/W2038157142","https://openalex.org/W2047517195","https://openalex.org/W2066465836","https://openalex.org/W2094590132","https://openalex.org/W2096495824","https://openalex.org/W2106983604","https://openalex.org/W2111139814","https://openalex.org/W2113623276","https://openalex.org/W2129788823","https://openalex.org/W2135230399","https://openalex.org/W2154378480","https://openalex.org/W2154592611","https://openalex.org/W2158814988","https://openalex.org/W2159070493","https://openalex.org/W2161108278","https://openalex.org/W2165190400","https://openalex.org/W2165569499","https://openalex.org/W2213972251","https://openalex.org/W2543206222","https://openalex.org/W2730651190","https://openalex.org/W6636583339","https://openalex.org/W6667148669","https://openalex.org/W6740536338"],"related_works":["https://openalex.org/W2236033657","https://openalex.org/W2794067684","https://openalex.org/W1440679304","https://openalex.org/W2358591189","https://openalex.org/W3109094737","https://openalex.org/W2183772682","https://openalex.org/W616788921","https://openalex.org/W1996916941","https://openalex.org/W4205515025","https://openalex.org/W3188541011"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,32,39,46,50],"method":[4,22,73],"to":[5,16,37],"implement":[6],"reconfigurable":[7],"logic":[8],"controllers":[9],"(RLCs)":[10],"using":[11],"new":[13],"matrix":[14],"model":[15,48],"describe":[17],"Petri":[18],"nets":[19],"(PNs).":[20],"The":[21,66],"obtains":[23],"the":[24,72],"general":[25],"equations":[26],"and":[27,59,69,80],"directly":[28],"translates":[29],"them":[30],"into":[31],"hardware":[33],"description":[34],"language":[35],"(HDL)":[36],"configure":[38],"field-programmable":[40],"gate":[41],"array":[42],"(FPGA).":[43],"To":[44],"achieve":[45],"generalized":[47],"in":[49,64,85],"comprehensible":[51],"way,":[52],"several":[53],"PN":[54],"examples":[55],"including":[56],"timers,":[57],"counters,":[58],"hierarchical":[60],"subnets":[61],"are":[62,74],"described":[63],"detail.":[65],"working":[67],"principles":[68],"robustness":[70],"of":[71],"validated":[75],"by":[76,81],"simulating":[77],"each":[78],"example":[79],"their":[82],"practical":[83],"implementation":[84],"an":[86],"RLC.":[87]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}