{"id":"https://openalex.org/W2781792336","doi":"https://doi.org/10.1109/test.2017.8242054","title":"On applying scan based structural test for designs with dual-edge triggered flip-flops","display_name":"On applying scan based structural test for designs with dual-edge triggered flip-flops","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2781792336","doi":"https://doi.org/10.1109/test.2017.8242054","mag":"2781792336"},"language":"en","primary_location":{"id":"doi:10.1109/test.2017.8242054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103033725","display_name":"Xijiang Lin","orcid":"https://orcid.org/0000-0003-1794-3788"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xijiang Lin","raw_affiliation_strings":["Mentor Graphics - A Siemens Business, Wilsonville, OR"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics - A Siemens Business, Wilsonville, OR","institution_ids":["https://openalex.org/I4210137693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103033725"],"corresponding_institution_ids":["https://openalex.org/I4210137693"],"apc_list":null,"apc_paid":null,"fwci":0.4506,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6425765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8080793619155884},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.689272940158844},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6498631238937378},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6263221502304077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5836648344993591},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5726364254951477},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4964178204536438},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4514719843864441},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4283022880554199},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.42055055499076843},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.343622624874115},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3287461996078491},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2694675326347351},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26014381647109985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22077777981758118},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2014974057674408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18187174201011658},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10383394360542297},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08489376306533813}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8080793619155884},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.689272940158844},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6498631238937378},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6263221502304077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5836648344993591},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5726364254951477},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4964178204536438},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4514719843864441},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4283022880554199},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.42055055499076843},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.343622624874115},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3287461996078491},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2694675326347351},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26014381647109985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22077777981758118},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2014974057674408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18187174201011658},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10383394360542297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08489376306533813},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2017.8242054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2017.8242054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W63678353","https://openalex.org/W1480792227","https://openalex.org/W1518308053","https://openalex.org/W1857487883","https://openalex.org/W2006571123","https://openalex.org/W2036087422","https://openalex.org/W2061946964","https://openalex.org/W2109195618","https://openalex.org/W2113092930","https://openalex.org/W2125424164","https://openalex.org/W2148105517","https://openalex.org/W2150358879","https://openalex.org/W2280026326","https://openalex.org/W6639051385","https://openalex.org/W6682353785"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2092894550","https://openalex.org/W2019719714","https://openalex.org/W2105463797","https://openalex.org/W4233954302"],"abstract_inverted_index":{"In":[0,47],"order":[1,76],"to":[2,77],"reduce":[3],"the":[4,9,12,24,34,40,54,61,67,99,102],"power":[5],"consumption":[6],"and":[7,70,95],"improve":[8],"circuit":[10],"performance,":[11],"dual-edge":[13],"triggered":[14,30],"flip-flop":[15,31],"(DETFF)":[16],"has":[17],"been":[18],"using":[19,42],"as":[20],"sequential":[21],"element":[22],"in":[23,75],"designs.":[25,87],"Comparing":[26],"with":[27],"conventional":[28],"single-edge":[29],"(SETFF),":[32],"applying":[33],"scan":[35,62,68],"based":[36],"structural":[37,80],"test":[38,72,81,89],"for":[39,83],"designs":[41,97],"DETFFs":[43],"faces":[44],"additional":[45],"challenges.":[46],"this":[48],"paper,":[49],"we":[50],"address":[51],"some":[52],"of":[53,60,66,86,101],"challenges,":[55],"including":[56],"a":[57],"non-intrusive":[58],"design":[59],"DETFF,":[63,69],"ATPG":[64],"models":[65],"several":[71],"generation":[73,90],"issues,":[74],"achieve":[78],"highest":[79],"quality":[82],"such":[84],"kind":[85],"The":[88],"results":[91],"on":[92],"modified":[93],"ISCAS-89":[94],"ITC-99":[96],"demonstrate":[98],"effectiveness":[100],"proposed":[103],"strategies.":[104]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}