{"id":"https://openalex.org/W2054513192","doi":"https://doi.org/10.1109/test.2014.7035323","title":"Design, test & repair methodology for FinFET-based memories","display_name":"Design, test & repair methodology for FinFET-based memories","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2054513192","doi":"https://doi.org/10.1109/test.2014.7035323","mag":"2054513192"},"language":"en","primary_location":{"id":"doi:10.1109/test.2014.7035323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Yervant Zorian","raw_affiliation_strings":["Synopsys, USA","Synopsys, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108606295"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10240043,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5960513353347778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5386211276054382},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.498950719833374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46653181314468384},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4364571273326874},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38265520334243774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37329065799713135},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32018786668777466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3044171929359436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27188482880592346}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5960513353347778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5386211276054382},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.498950719833374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46653181314468384},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4364571273326874},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38265520334243774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37329065799713135},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32018786668777466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3044171929359436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27188482880592346}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2014.7035323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2014.7035323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2965295431","https://openalex.org/W2254931227","https://openalex.org/W4319440797","https://openalex.org/W2225406648","https://openalex.org/W2386785728","https://openalex.org/W2078152308","https://openalex.org/W1526208995","https://openalex.org/W1569676671","https://openalex.org/W3096619547","https://openalex.org/W2356057353"],"abstract_inverted_index":{"Due":[0],"to":[1,37,53,84,142],"their":[2,98],"spatial":[3],"structures,":[4],"FinFETs":[5],"have":[6],"several":[7],"advantages":[8],"including":[9],"controlled":[10],"Fin":[11],"body":[12],"thickness,":[13],"low":[14],"threshold":[15],"voltage":[16],"variation,":[17],"reduced":[18],"variability":[19],"and":[20,43,60,74,80,97,129,139],"lower":[21],"operating":[22],"voltage.":[23],"Because":[24],"of":[25,29,57,77,118,123,125,137],"the":[26,47,69,108,111,116],"special":[27],"structures":[28],"FinFET":[30,63,94,126],"transistors,":[31],"modern":[32],"FinFET-based":[33,78,148,160],"memories":[34,79,127],"can":[35],"lead":[36],"defects":[38],"that":[39],"require":[40],"new":[41,82,90,93],"test":[42,119,138],"repair":[44,140],"solutions.":[45],"Usually":[46],"existing":[48],"approaches":[49],"are":[50],"not":[51],"able":[52],"provide":[54],"appropriate":[55],"level":[56],"defect":[58,72,96],"coverage":[59,73],"yield":[61,75,103,145],"for":[62,121,147],"memories.":[64,149],"This":[65,87],"presentation":[66,112],"will":[67,88,113],"discuss":[68],"design":[70,91],"complexity,":[71],"challenges":[76],"introduce":[81],"methods":[83],"address":[85],"them.":[86],"include":[89],"techniques,":[92],"specific":[95],"coverage,":[99],"as":[100,102],"well":[101],"optimization":[104],"infrastructure.":[105],"Based":[106],"on":[107],"obtained":[109],"results,":[110],"also":[114],"cover":[115],"synthesis":[117],"algorithms":[120],"detection":[122],"diagnosis":[124],"s":[128],"built-in":[130],"self-test":[131],"infrastructure":[132],"with":[133],"a":[134],"high":[135],"efficiency":[136],"capability":[141],"ensure":[143],"adequate":[144],"improvement":[146],"The":[150],"presented":[151],"methodology":[152],"is":[153],"validated":[154],"by":[155],"silicon":[156],"data":[157],"from":[158],"multiple":[159],"embedded":[161],"memory":[162],"technologies.":[163]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}