{"id":"https://openalex.org/W2103477679","doi":"https://doi.org/10.1109/test.2010.5699277","title":"MT-SBST: Self-test optimization in multithreaded multicore architectures","display_name":"MT-SBST: Self-test optimization in multithreaded multicore architectures","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2103477679","doi":"https://doi.org/10.1109/test.2010.5699277","mag":"2103477679"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/23998","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067900257","display_name":"Nikos Foutris","orcid":null},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"N. Foutris","raw_affiliation_strings":["Department of Informatics, University of Piraeus, Greece","[University of Piraeus, Department of Informatics, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"[University of Piraeus, Department of Informatics, Greece]","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M. Psarakis","raw_affiliation_strings":["Department of Informatics, University of Piraeus, Greece","[University of Piraeus, Department of Informatics, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"[University of Piraeus, Department of Informatics, Greece]","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","GR"],"is_corresponding":false,"raw_author_name":"D. Gizopoulos","raw_affiliation_strings":["Intel Laboratories-UPC, Intel Barcelona Research Center, Barcelona, Spain","[University of Piraeus, Department of Informatics, Greece]"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories-UPC, Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"[University of Piraeus, Department of Informatics, Greece]","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066800746","display_name":"Andreas Apostolakis","orcid":null},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Apostolakis","raw_affiliation_strings":["Department of Informatics, University of Piraeus, Greece","[University of Piraeus, Department of Informatics, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"[University of Piraeus, Department of Informatics, Greece]","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046613695","display_name":"Xavier Vera","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"X. Vera","raw_affiliation_strings":["Intel Laboratories-UPC, Intel Barcelona Research Center, Barcelona, Spain","Intel Barcelona Research Center, Intel Labs-UPC, Spain"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories-UPC, Intel Barcelona Research Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs-UPC, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","GR","US"],"is_corresponding":false,"raw_author_name":"A. Gonzalez","raw_affiliation_strings":["Department of Informatics, University of Piraeus, Greece","Intel Barcelona Research Center, Intel Labs-UPC, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Intel Barcelona Research Center, Intel Labs-UPC, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5067900257"],"corresponding_institution_ids":["https://openalex.org/I154757721"],"apc_list":null,"apc_paid":null,"fwci":1.0108,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.78262487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8403465151786804},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8314162492752075},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7174087762832642},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6812707185745239},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6631344556808472},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6224402785301208},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5516171455383301},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5295194983482361},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48591676354408264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20878925919532776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8403465151786804},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8314162492752075},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7174087762832642},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6812707185745239},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6631344556808472},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6224402785301208},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5516171455383301},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5295194983482361},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48591676354408264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20878925919532776}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2010.5699277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/238699","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/23998","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/238699","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/23998","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1891950198","https://openalex.org/W1968989269","https://openalex.org/W1995827686","https://openalex.org/W2017521824","https://openalex.org/W2037073597","https://openalex.org/W2046441569","https://openalex.org/W2096241967","https://openalex.org/W2101340408","https://openalex.org/W2103363686","https://openalex.org/W2110868591","https://openalex.org/W2125169487","https://openalex.org/W2126042558","https://openalex.org/W2131025551","https://openalex.org/W2133952354","https://openalex.org/W2155341425","https://openalex.org/W2156710719","https://openalex.org/W2158668620","https://openalex.org/W2162696040","https://openalex.org/W4233176001"],"related_works":["https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W1532726325","https://openalex.org/W2374902472","https://openalex.org/W2294358097","https://openalex.org/W2482815832","https://openalex.org/W3142189107","https://openalex.org/W4298274492","https://openalex.org/W2388465587","https://openalex.org/W1594092496"],"abstract_inverted_index":{"Instruction-based":[0],"or":[1],"software-based":[2],"self-testing":[3],"(SBST)":[4],"is":[5],"a":[6,43,274],"scalable":[7],"functional":[8,265],"testing":[9,17,59],"paradigm":[10],"that":[11,103],"has":[12],"gained":[13],"increasing":[14],"acceptance":[15],"in":[16,34,176],"of":[18,85,117,122,137,151,276],"single-threaded":[19,217],"uniprocessors.":[20],"Recent":[21],"computer":[22],"architecture":[23],"trends":[24],"towards":[25],"chip":[26,272],"multiprocessing":[27],"and":[28,53,65,94,111,141,161,195,210,245,251,267],"multithreading":[29],"have":[30],"raised":[31],"new":[32],"challenges":[33],"the":[35,86,99,108,114,118,123,138,143,148,152,156,163,168,177,205,211,221,226,237,242,246,264,270],"test":[36,139,145,158],"process.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"present":[42],"novel":[44],"self-test":[45,75,201,238],"optimization":[46,78],"strategy":[47],"for":[48,107,263,269],"multithreaded,":[49],"multicore":[50],"microprocessor":[51],"architectures":[52],"apply":[54],"it":[55,224,235],"to":[56,154,166],"both":[57,204,241],"manufacturing":[58],"(execution":[60,68],"from":[61,69],"on-chip":[62],"cache":[63],"memory)":[64,71],"post-silicon":[66],"validation":[67],"main":[70],"setups.":[72],"The":[73,126],"proposed":[74,127],"program":[76,140],"execution":[77,88,105,159],"aims":[79],"to:":[80],"(a)":[81],"take":[82],"maximum":[83],"advantage":[84],"available":[87],"parallelism":[89],"provided":[90],"by":[91,249],"multiple":[92,95],"threads":[93,146,150],"cores,":[96,186],"(b)":[97],"preserve":[98],"high":[100],"fault":[101,115,170,228,261],"coverage":[102,116,262],"single-thread":[104],"provides":[106],"processor":[109,153,180,212,247],"components,":[110],"(c)":[112],"enhance":[113],"thread-specific":[119],"control":[120],"logic":[121,280],"multithreaded":[124,128,135,233],"multiprocessor.":[125],"(MT)":[129],"SBST":[130],"methodology":[131,175,194],"generates":[132],"an":[133],"efficient":[134],"version":[136],"schedules":[142],"resulting":[144],"into":[147],"hardware":[149,191],"reduce":[155],"overall":[157,169,227],"time":[160,165,202,223,239],"on":[162],"same":[164,222],"increase":[167],"coverage.":[171,229],"We":[172],"demonstrate":[173],"our":[174],"OpenSPARC":[178],"T1":[179],"model":[181],"which":[182],"integrates":[183],"eight":[184],"CPU":[185],"each":[187],"one":[188],"supporting":[189],"four":[190],"threads.":[192],"MT-SBST":[193,255],"scheduling":[196],"algorithm":[197],"significantly":[198],"speeds":[199],"up":[200],"at":[203,220,240],"core":[206,243],"level":[207,213,244,248],"(3.6":[208],"times)":[209,215],"(6.0":[214],"against":[216],"execution,":[218,234],"while":[219],"improves":[225],"Compared":[230],"with":[231],"straightforward":[232],"reduces":[236],"33%":[250],"20%,":[252],"respectively.":[253],"Overall,":[254],"reaches":[256],"more":[257,277],"than":[258,278],"91%":[259],"stuck-at":[260],"units":[266],"88%":[268],"entire":[271],"multiprocessor,":[273],"total":[275],"1.5M":[279],"gates.":[281]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}