{"id":"https://openalex.org/W2118087362","doi":"https://doi.org/10.1109/test.2010.5699211","title":"Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains","display_name":"Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2118087362","doi":"https://doi.org/10.1109/test.2010.5699211","mag":"2118087362"},"language":"en","primary_location":{"id":"doi:10.1109/test.2010.5699211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038993405","display_name":"T. Waayers","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Tom Waayers","raw_affiliation_strings":["NXP semiconductors, Eindhoven, Netherlands","NXP Semiconductors, High Tech Campus 46, 5656 AE, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, High Tech Campus 46, 5656 AE, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046684765","display_name":"R. Morren","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Richard Morren","raw_affiliation_strings":["NXP semiconductors, Eindhoven, Netherlands","NXP Semiconductors, High Tech Campus 46, 5656 AE, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, High Tech Campus 46, 5656 AE, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103033725","display_name":"Xijiang Lin","orcid":"https://orcid.org/0000-0003-1794-3788"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Xijiang Lin","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. 8005 SW Boeckman Rd, Wilsonville, OR 97068, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. 8005 SW Boeckman Rd, Wilsonville, OR 97068, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088212941","display_name":"Mark Kassab","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"Mark Kassab","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. 8005 SW Boeckman Rd, Wilsonville, OR 97068, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. 8005 SW Boeckman Rd, Wilsonville, OR 97068, USA","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038993405"],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74058013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8608000874519348},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6052853465080261},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45027297735214233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4150831401348114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35399067401885986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3349642753601074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32763615250587463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21936318278312683},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15551480650901794}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8608000874519348},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6052853465080261},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45027297735214233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4150831401348114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35399067401885986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3349642753601074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32763615250587463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21936318278312683},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15551480650901794},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2010.5699211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2010.5699211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2007068450","https://openalex.org/W2101900253","https://openalex.org/W2105809177","https://openalex.org/W2111531873","https://openalex.org/W2117707555","https://openalex.org/W2118204515","https://openalex.org/W2122241287","https://openalex.org/W2123145598","https://openalex.org/W2124407221","https://openalex.org/W2128791522","https://openalex.org/W2134808608","https://openalex.org/W2135627440","https://openalex.org/W2142655319","https://openalex.org/W2145598737","https://openalex.org/W3148274003","https://openalex.org/W4248115085"],"related_works":["https://openalex.org/W2131559056","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2767970036","https://openalex.org/W2009690023","https://openalex.org/W3174838144","https://openalex.org/W2038503502"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,14,45],"clock":[4,11,35],"control":[5,36],"architecture":[6],"for":[7,65],"designs":[8],"with":[9],"multiple":[10],"domains,":[12],"and":[13,33],"novel":[15,24],"mix":[16],"of":[17,29,41],"existing":[18],"ATPG":[19,25,31],"techniques":[20,32],"as":[21,23],"well":[22],"enhancements.":[26],"The":[27],"combination":[28],"the":[30,34,39,51],"hardware":[37],"lowers":[38],"number":[40],"test":[42],"patterns":[43],"in":[44],"fully":[46],"automated":[47],"flow,":[48],"while":[49],"maintaining":[50],"high":[52],"coverage":[53],"that":[54],"is":[55],"required":[56],"nowadays":[57],"by":[58],"production":[59],"test.":[60],"Experimental":[61],"results":[62],"are":[63],"shown":[64],"two":[66],"industrial":[67],"designs.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}