{"id":"https://openalex.org/W2108528814","doi":"https://doi.org/10.1109/test.2008.4700557","title":"External Loopback Testing Experiences with High Speed Serial Interfaces","display_name":"External Loopback Testing Experiences with High Speed Serial Interfaces","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2108528814","doi":"https://doi.org/10.1109/test.2008.4700557","mag":"2108528814"},"language":"en","primary_location":{"id":"doi:10.1109/test.2008.4700557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000151127","display_name":"Anne Meixner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"A. Meixner","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060669162","display_name":"A. Kakizawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Kakizawa","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059941118","display_name":"B. Provost","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"B. Provost","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034227706","display_name":"S. Bedwani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Bedwani","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000151127"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":4.5059,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.94920536,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6557550430297852},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6084890961647034},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5719498991966248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4517955780029297},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3447865843772888}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6557550430297852},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6084890961647034},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5719498991966248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4517955780029297},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3447865843772888},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2008.4700557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2008.4700557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1503474925","https://openalex.org/W1552866142","https://openalex.org/W1564226936","https://openalex.org/W1709517310","https://openalex.org/W1930127001","https://openalex.org/W2081089490","https://openalex.org/W2098502421","https://openalex.org/W2114081084","https://openalex.org/W2119768837","https://openalex.org/W2124283149","https://openalex.org/W2129170667","https://openalex.org/W2132713456","https://openalex.org/W2149364102","https://openalex.org/W2166766585","https://openalex.org/W2169821408","https://openalex.org/W2263406997","https://openalex.org/W2400811840"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3125011624","https://openalex.org/W1508631387","https://openalex.org/W2370917603","https://openalex.org/W2390279801","https://openalex.org/W2952760143","https://openalex.org/W2358668433","https://openalex.org/W2017776670","https://openalex.org/W2347897961","https://openalex.org/W2376932109"],"abstract_inverted_index":{"Data":[0],"eye":[1],"margin":[2],"test":[3,16,19,32,46],"used":[4],"in":[5,48],"conjunction":[6],"with":[7,57],"loopback":[8,51],"configuration":[9],"has":[10],"become":[11],"a":[12,58],"popular":[13],"design":[14],"for":[15,21,34,66],"(DFT)":[17],"based":[18],"method":[20],"high":[22,36],"speed":[23,37],"links.":[24],"This":[25],"paper":[26],"summarizes":[27],"the":[28],"DFT":[29],"circuitry":[30],"and":[31,64],"methods":[33,47],"supporting":[35],"serial":[38],"interfaces":[39],"(e.g.":[40],"S-ATA,).":[41],"The":[42],"challenges":[43],"of":[44,60],"no-touch":[45],"an":[49],"external":[50],"environment":[52],"are":[53],"discussed.":[54],"We":[55],"close":[56],"summary":[59],"our":[61],"manufacturing":[62],"experiences":[63],"directions":[65],"future":[67],"improvement.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}