{"id":"https://openalex.org/W2147595938","doi":"https://doi.org/10.1109/test.2007.4437644","title":"Dependable clock distribution for crosstalk aware design","display_name":"Dependable clock distribution for crosstalk aware design","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2147595938","doi":"https://doi.org/10.1109/test.2007.4437644","mag":"2147595938"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102257011","display_name":"Yukiya Miura","orcid":null},"institutions":[{"id":"https://openalex.org/I69740276","display_name":"Tokyo Metropolitan University","ror":"https://ror.org/00ws30h19","country_code":"JP","type":"education","lineage":["https://openalex.org/I69740276"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yukiya Miura","raw_affiliation_strings":["Faculty of System Design, Tokyo Metropolitan University, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of System Design, Tokyo Metropolitan University, Japan","institution_ids":["https://openalex.org/I69740276"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102257011"],"corresponding_institution_ids":["https://openalex.org/I69740276"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16907366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e86 a","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8556498289108276},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.808544397354126},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.797417402267456},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.7711420655250549},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7277300357818604},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6887651681900024},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6591264605522156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5894498229026794},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5214725732803345},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.42689430713653564},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4235060214996338},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.410576730966568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2511778473854065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2195340096950531},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12375354766845703}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8556498289108276},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.808544397354126},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.797417402267456},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.7711420655250549},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7277300357818604},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6887651681900024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6591264605522156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5894498229026794},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5214725732803345},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.42689430713653564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4235060214996338},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.410576730966568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2511778473854065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2195340096950531},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12375354766845703},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1541483005","https://openalex.org/W1578139689","https://openalex.org/W1662010573","https://openalex.org/W1838879283","https://openalex.org/W1877004118","https://openalex.org/W2013221816","https://openalex.org/W2050407686","https://openalex.org/W2062988300","https://openalex.org/W2071761885","https://openalex.org/W2097811636","https://openalex.org/W2097977713","https://openalex.org/W2100023721","https://openalex.org/W2102075362","https://openalex.org/W2102181378","https://openalex.org/W2109081759","https://openalex.org/W2113369656","https://openalex.org/W2117127294","https://openalex.org/W2125303577","https://openalex.org/W2135225058","https://openalex.org/W2136728320","https://openalex.org/W2143113709","https://openalex.org/W2155665756","https://openalex.org/W2157024459","https://openalex.org/W2157149519","https://openalex.org/W2166575140","https://openalex.org/W3103339143","https://openalex.org/W6634425855","https://openalex.org/W6679851221"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2294981364","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W2495024767"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,41],"guarantee":[3],"proper":[4],"function":[5],"of":[6,29,50,79,92,141],"a":[7,9,51,56,72,80,86,125],"system,":[8],"correct":[10],"clock":[11,24,35,48,58,68,77,94,110],"signal":[12,25,36,49,78,95,111],"must":[13],"be":[14,107],"distributed.":[15],"This":[16],"paper":[17],"proposes":[18],"two":[19],"methods":[20,105,129],"for":[21,65,89,116,147],"distributing":[22],"the":[23,34,47,63,76,90,93,117,127,148],"that":[26,61],"take":[27],"account":[28],"crosstalk":[30,73],"noises":[31],"generated":[32],"on":[33],"line,":[37],"which":[38],"are":[39,130],"applicable":[40],"conventional":[42,118,134,149],"synchronous":[43,135],"digital":[44,136],"systems.":[45],"For":[46,75],"pulse":[52,59,69],"type,":[53,83],"we":[54,84],"propose":[55,85],"multiple":[57],"method":[60,88],"has":[62],"tolerance":[64],"an":[66],"incorrect":[67],"induced":[70],"by":[71,103,144],"fault.":[74],"level":[81],"sensitive":[82],"self-correction":[87],"change":[91],"width":[96],"during":[97],"system":[98],"operation.":[99],"The":[100],"circuits":[101,115],"implemented":[102],"both":[104],"can":[106],"inserted":[108],"into":[109],"lines":[112],"as":[113,124],"adapter":[114],"clocked":[119],"element":[120],"and":[121,123],"flip-flop,":[122],"result,":[126],"proposed":[128],"easily":[131],"built":[132],"in":[133],"circuits.":[137],"We":[138],"show":[139],"effectiveness":[140],"our":[142],"design":[143],"circuit":[145],"simulation":[146],"flip-flop.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}