{"id":"https://openalex.org/W2166954087","doi":"https://doi.org/10.1109/test.2007.4437606","title":"A methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures","display_name":"A methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2166954087","doi":"https://doi.org/10.1109/test.2007.4437606","mag":"2166954087"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053841201","display_name":"Guo Yu","orcid":"https://orcid.org/0000-0003-2427-8202"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Guo Yu","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100432613","display_name":"Peng Li","orcid":"https://orcid.org/0000-0001-5026-5347"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of ECE, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053841201"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73754846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.8038061261177063},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6820449233055115},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6646695137023926},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5596743226051331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4963284134864807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4902418255805969},{"id":"https://openalex.org/keywords/parametric-model","display_name":"Parametric model","score":0.48908406496047974},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43495649099349976},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38732296228408813},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35157495737075806}],"concepts":[{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.8038061261177063},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6820449233055115},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6646695137023926},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5596743226051331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4963284134864807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4902418255805969},{"id":"https://openalex.org/C24574437","wikidata":"https://www.wikidata.org/wiki/Q7135228","display_name":"Parametric model","level":3,"score":0.48908406496047974},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43495649099349976},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38732296228408813},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35157495737075806},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1529972356","https://openalex.org/W1599994156","https://openalex.org/W1691451471","https://openalex.org/W1917285044","https://openalex.org/W1930006379","https://openalex.org/W1972687534","https://openalex.org/W1991465945","https://openalex.org/W2057122525","https://openalex.org/W2099528214","https://openalex.org/W2109704549","https://openalex.org/W2110437760","https://openalex.org/W2111080724","https://openalex.org/W2112426723","https://openalex.org/W2118745234","https://openalex.org/W2140823559","https://openalex.org/W2140825526","https://openalex.org/W2143206889","https://openalex.org/W2147662632","https://openalex.org/W2148603752","https://openalex.org/W2149224357","https://openalex.org/W2153680965","https://openalex.org/W2154941994","https://openalex.org/W2157210245","https://openalex.org/W3172772885","https://openalex.org/W4241755561","https://openalex.org/W4241929527","https://openalex.org/W4251038355","https://openalex.org/W4289256183","https://openalex.org/W6639883357","https://openalex.org/W6676465439","https://openalex.org/W6676729638","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W1991465945","https://openalex.org/W2289718384","https://openalex.org/W1995675544","https://openalex.org/W2509524819","https://openalex.org/W2012121796","https://openalex.org/W2068427817","https://openalex.org/W2952090425","https://openalex.org/W2538333368","https://openalex.org/W3127866798","https://openalex.org/W4294845631"],"abstract_inverted_index":{"Test":[0],"of":[1,13,30,122,143,157,166,185,188],"phase-locked":[2],"loops":[3],"(PLLs)":[4],"has":[5],"been":[6,24],"hampered":[7],"by":[8,131,153,173],"the":[9,14,28,41,74,79,92,95,141,150,154],"complex":[10],"mixed-signal":[11],"nature":[12],"system":[15,96],"operation.":[16],"While":[17],"several":[18],"built-in":[19],"self-test":[20],"(BIST)":[21],"schemes":[22,177],"have":[23],"proposed":[25,127],"to":[26,51,71,78,90,117,147],"reduce":[27],"cost":[29],"PLL":[31,65,123],"test,":[32],"a":[33,60],"systematic":[34],"BIST":[35,100,124,168,176],"development":[36,169],"methodology,":[37],"specially":[38],"targeting":[39],"at":[40],"growing":[42],"parametric":[43,64,85,186],"failures":[44,187],"in":[45,81],"nanometer":[46],"VLSI":[47],"technologies,":[48],"is":[49,69,114,129,171],"yet":[50],"be":[52,162],"developed.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"first":[58],"present":[59],"detailed":[61],"bottom-":[62],"up":[63],"macromodeling":[66,134],"approach":[67],"that":[68,160,178],"developed":[70,116],"realistically":[72],"map":[73],"device-level":[75],"process":[76,158],"variations":[77,80,159],"system-level":[82],"performances.":[83],"Our":[84],"modeling":[86,109],"techniques":[87],"allow":[88],"us":[89],"examine":[91],"correlations":[93],"between":[94],"performances":[97],"and":[98,120,135],"specific":[99],"measurements":[101],"feasibly":[102],"through":[103],"behavioral-levels":[104],"simulations.":[105],"By":[106],"exploiting":[107],"our":[108,167],"infrastructure,":[110],"an":[111],"efficient":[112],"methodology":[113,128,170],"then":[115],"facilitate":[118],"evaluation":[119],"optimization":[121],"schemes.":[125],"The":[126,164],"enabled":[130],"novel":[132],"circuit-level":[133],"powerful":[136],"statistical":[137],"dimension":[138],"reduction":[139],"techniques,":[140],"latter":[142],"which":[144],"are":[145],"employed":[146],"cope":[148],"with":[149],"challenges":[151],"imposed":[152],"large":[155],"number":[156],"must":[161],"considered.":[163],"application":[165],"demonstrated":[172],"generating":[174],"optimized":[175],"produce":[179],"low":[180],"mis-prediction":[181],"levels":[182],"for":[183],"detection":[184],"charge-pump":[189],"PLLs.":[190]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}