{"id":"https://openalex.org/W2170285316","doi":"https://doi.org/10.1109/test.2007.4437587","title":"Analyzing the risk of timing modeling based on path delay tests.","display_name":"Analyzing the risk of timing modeling based on path delay tests.","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2170285316","doi":"https://doi.org/10.1109/test.2007.4437587","mag":"2170285316"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086969691","display_name":"Pouria Bastani","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pouria Bastani","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025779219","display_name":"Benjamin N. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin N. Lee","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100369642","display_name":"Li-C. Wang","orcid":"https://orcid.org/0000-0003-4851-8004"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-C. Wang","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063108320","display_name":"Savithri Sundareswaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Savithri Sundareswaran","raw_affiliation_strings":["Freescale Semiconductor, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy S. Abadir","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086969691"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":4.7499,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94890148,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7903709411621094},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7534432411193848},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.725135087966919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7202422022819519},{"id":"https://openalex.org/keywords/root-cause","display_name":"Root cause","score":0.5676606893539429},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4590394198894501},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32894694805145264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24811837077140808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15572309494018555}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7903709411621094},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7534432411193848},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.725135087966919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7202422022819519},{"id":"https://openalex.org/C84945661","wikidata":"https://www.wikidata.org/wiki/Q7366567","display_name":"Root cause","level":2,"score":0.5676606893539429},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4590394198894501},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32894694805145264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24811837077140808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15572309494018555},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W589744691","https://openalex.org/W1480376833","https://openalex.org/W1583304273","https://openalex.org/W1601740268","https://openalex.org/W1968574256","https://openalex.org/W2044741679","https://openalex.org/W2068674204","https://openalex.org/W2085338706","https://openalex.org/W2113399863","https://openalex.org/W2116308673","https://openalex.org/W2120116751","https://openalex.org/W2120719803","https://openalex.org/W2129018774","https://openalex.org/W2139971665","https://openalex.org/W2154212102","https://openalex.org/W2156909104","https://openalex.org/W2163262735","https://openalex.org/W2631276890","https://openalex.org/W2912934387","https://openalex.org/W4212883601","https://openalex.org/W4230674625","https://openalex.org/W4247982811","https://openalex.org/W6641884055"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W2111708921","https://openalex.org/W4239094729"],"abstract_inverted_index":{"As":[0],"technology":[1],"scales,":[2],"it":[3],"is":[4],"becoming":[5],"increasingly":[6],"difficult":[7],"for":[8,40,55,93],"simulation":[9],"and":[10,32],"timing":[11,17,26,84,98],"models":[12],"to":[13,36,49,78,89],"accurately":[14],"predict":[15],"silicon":[16,33],"behavior.":[18],"When":[19],"a":[20,28,51,66],"collection":[21],"of":[22,97],"chips":[23],"fail":[24],"in":[25,27,59],"similar":[29],"way,":[30],"diagnosis":[31],"debug":[34],"look":[35],"find":[37],"the":[38,41,60,75,79,95],"root-causes":[39],"failure.":[42],"However,":[43],"little":[44],"work":[45],"has":[46],"been":[47],"done":[48],"develop":[50],"methodology":[52,68,92],"that":[53,69],"looks":[54],"useful":[56],"design":[57],"information":[58],"good-chip":[61],"data.":[62],"This":[63],"paper":[64],"describes":[65],"path-based":[67],"correlates":[70],"measured":[71],"path":[72,80],"delays":[73,81],"from":[74],"good":[76],"chips,":[77],"predicted":[82],"by":[83],"analysis.":[85],"We":[86],"explain":[87],"how":[88],"utilize":[90],"this":[91],"evaluating":[94],"risk":[96],"modeling.":[99]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}