{"id":"https://openalex.org/W2102443485","doi":"https://doi.org/10.1109/test.2007.4437584","title":"Testing of Vega2, a chip multi-processor with spare processors.","display_name":"Testing of Vega2, a chip multi-processor with spare processors.","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2102443485","doi":"https://doi.org/10.1109/test.2007.4437584","mag":"2102443485"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090928278","display_name":"Samy Makar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Samy Makar","raw_affiliation_strings":["Azul Systems, Mountain View, CA, USA","Azul Syst., Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Azul Systems, Mountain View, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Azul Syst., Mountain View, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091687598","display_name":"Tony Altinis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tony Altinis","raw_affiliation_strings":["Azul Systems, Mountain View, CA, USA","Azul Syst., Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Azul Systems, Mountain View, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Azul Syst., Mountain View, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035895686","display_name":"N. Patkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Niteen Patkar","raw_affiliation_strings":["Azul Systems, Mountain View, CA, USA","Azul Syst., Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Azul Systems, Mountain View, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Azul Syst., Mountain View, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110245951","display_name":"Janet Wu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Janet Wu","raw_affiliation_strings":["Azul Systems, Mountain View, CA, USA","Azul Syst., Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Azul Systems, Mountain View, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Azul Syst., Mountain View, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090928278"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.0666,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.95019386,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7581521272659302},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7257682085037231},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.7091377973556519},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.608249843120575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5759672522544861},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5486016869544983},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5176547169685364},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5096607208251953},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.48645707964897156},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.45889803767204285},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43600261211395264},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4326600134372711},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4161398410797119},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41452038288116455},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36594271659851074},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15927395224571228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13420343399047852},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1148993968963623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7581521272659302},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7257682085037231},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.7091377973556519},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.608249843120575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5759672522544861},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5486016869544983},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5176547169685364},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5096607208251953},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.48645707964897156},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.45889803767204285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43600261211395264},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4326600134372711},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4161398410797119},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41452038288116455},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36594271659851074},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15927395224571228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13420343399047852},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1148993968963623},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W61204997","https://openalex.org/W1528872186","https://openalex.org/W1763985980","https://openalex.org/W1854778394","https://openalex.org/W2096148246","https://openalex.org/W2130183347","https://openalex.org/W2131437577","https://openalex.org/W2152832634","https://openalex.org/W2153336129","https://openalex.org/W2160252726","https://openalex.org/W2621117194","https://openalex.org/W6674340855","https://openalex.org/W6682461079","https://openalex.org/W6683630267"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2319226115","https://openalex.org/W830772239","https://openalex.org/W2970750595","https://openalex.org/W2366601680","https://openalex.org/W2107267576","https://openalex.org/W2135809091","https://openalex.org/W2011616113"],"abstract_inverted_index":{"Vega2":[0,45],"is":[1,46],"a":[2],"CMP":[3],"(chip":[4],"multi-processor)":[5],"with":[6],"48":[7],"processor":[8,30],"cores,":[9],"and":[10,27,63],"several":[11],"spare":[12],"cores":[13],"to":[14,47,55],"improve":[15],"yield.":[16],"The":[17,32,40],"chip":[18],"also":[19],"contains":[20],"about":[21],"1000":[22],"memory":[23],"macros":[24],"both":[25],"inside":[26],"outside":[28],"the":[29,61],"cores.":[31],"larger":[33],"memories":[34,62],"have":[35],"column":[36],"redundancy":[37],"as":[38],"well.":[39],"main":[41],"DFT":[42],"challenge":[43],"for":[44],"produce":[48],"an":[49],"architecture":[50],"that":[51],"makes":[52],"it":[53],"easy":[54],"identify":[56],"defective":[57],"processors,":[58],"thoroughly":[59],"test":[60],"efficiently":[64],"apply":[65],"ATPG":[66],"patterns.":[67]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}