{"id":"https://openalex.org/W2142409304","doi":"https://doi.org/10.1109/test.2007.4437561","title":"Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip","display_name":"Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2142409304","doi":"https://doi.org/10.1109/test.2007.4437561","mag":"2142409304"},"language":"en","primary_location":{"id":"doi:10.1109/test.2007.4437561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021871841","display_name":"R. Molyneaux","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Robert Molyneaux","raw_affiliation_strings":["Sun Microsystems, Inc., Sunnyvale, CA, USA","Sun Microsystems, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110245303","display_name":"Tom Ziaja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tom Ziaja","raw_affiliation_strings":["Sun Microsystems, Inc., Sunnyvale, CA, USA","Sun Microsystems, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026549320","display_name":"Hong Bin Kim","orcid":"https://orcid.org/0000-0001-6262-372X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hong Kim","raw_affiliation_strings":["Sun Microsystems, Inc., Austin, TX, USA","Sun Microsystems, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098461679","display_name":"Shahryar Aryani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shahryar Aryani","raw_affiliation_strings":["Sun Microsystems, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112799931","display_name":"Sungbae Hwang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sungbae Hwang","raw_affiliation_strings":["Sun Microsystems, Inc., Sunnyvale, CA, USA","Sun Microsystems, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems, Austin, TX","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110245304","display_name":"Alex Hsieh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alex Hsieh","raw_affiliation_strings":["Sun Microsystems, Inc., Sunnyvale, CA, USA","Sun Microsystems, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems, Austin, TX","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5021871841"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3832,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.95526394,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7354080677032471},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7119122743606567},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6235626935958862},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6029980182647705},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5951194167137146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5911288857460022},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5193415880203247},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4982738494873047},{"id":"https://openalex.org/keywords/microsystem","display_name":"Microsystem","score":0.47182780504226685},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.41924571990966797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3672651946544647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25152939558029175},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1734427809715271},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12789493799209595},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11633101105690002},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09797567129135132},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.08644494414329529}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7354080677032471},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7119122743606567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6235626935958862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6029980182647705},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5951194167137146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5911288857460022},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5193415880203247},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4982738494873047},{"id":"https://openalex.org/C151054161","wikidata":"https://www.wikidata.org/wiki/Q379385","display_name":"Microsystem","level":2,"score":0.47182780504226685},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.41924571990966797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3672651946544647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25152939558029175},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1734427809715271},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12789493799209595},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11633101105690002},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09797567129135132},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.08644494414329529}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2007.4437561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2007.4437561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W197391467","https://openalex.org/W289624287","https://openalex.org/W1915537987","https://openalex.org/W2106935654","https://openalex.org/W2166766585","https://openalex.org/W2888938350","https://openalex.org/W6607990715"],"related_works":["https://openalex.org/W2537171119","https://openalex.org/W2384601745","https://openalex.org/W4239609698","https://openalex.org/W2371613897","https://openalex.org/W2108189803","https://openalex.org/W2142409304","https://openalex.org/W1951562848","https://openalex.org/W1965939051","https://openalex.org/W1885297255","https://openalex.org/W1970558519"],"abstract_inverted_index":{"The":[0],"Niagara2":[1,21],"System-on-Chip":[2],"is":[3],"SUN":[4],"Microsystem\u2019s":[5],"latest":[6],"processor":[7],"in":[8],"the":[9,20,24],"Eco-sensitive":[10],"CoolThreads":[11],"line":[12],"of":[13,19],"multi-threaded":[14],"servers.":[15],"This":[16],"DFT":[17,45],"survey":[18],"chip":[22],"introduces":[23],"RAWWCas":[25],"memory":[26],"test,":[27],"a":[28,33],"Hybrid":[29],"Flop":[30],"Design":[31],"and":[32],"fast":[34],"efficient":[35],"bitmapping":[36],"architecture":[37],"called":[38],"DMO.":[39],"It":[40],"also":[41],"showcases":[42],"some":[43],"excellent":[44],"results":[46],"for":[47],"this":[48],"challenging":[49],"system-":[50],"on-chip":[51],"design":[52],"project.":[53]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}