{"id":"https://openalex.org/W2123868339","doi":"https://doi.org/10.1109/test.2004.1387345","title":"State variable extraction to reduce problem complexity for ATPG and design validation","display_name":"State variable extraction to reduce problem complexity for ATPG and design validation","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2123868339","doi":"https://doi.org/10.1109/test.2004.1387345","mag":"2123868339"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033889506","display_name":"Qingyu Wu","orcid":"https://orcid.org/0000-0002-9012-7149"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Q. Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA]","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033889506"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":2.1104,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87726524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"820","last_page":"829"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8624691963195801},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6967499852180481},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6839531660079956},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5878261923789978},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5849668979644775},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5380702614784241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5070033073425293},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.49901890754699707},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45039764046669006},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3784956634044647},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3589267134666443},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3014640808105469},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2538555860519409},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.174197256565094},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12245965003967285}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8624691963195801},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6967499852180481},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6839531660079956},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5878261923789978},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5849668979644775},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5380702614784241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5070033073425293},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.49901890754699707},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45039764046669006},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3784956634044647},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3589267134666443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3014640808105469},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2538555860519409},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.174197256565094},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12245965003967285},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.102.8454","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.8454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/itc/2004/2741/00/27410820.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1516339813","https://openalex.org/W1766888123","https://openalex.org/W1899456488","https://openalex.org/W1972289445","https://openalex.org/W2009653580","https://openalex.org/W2026584294","https://openalex.org/W2038192686","https://openalex.org/W2050977086","https://openalex.org/W2061438988","https://openalex.org/W2099435571","https://openalex.org/W2107291559","https://openalex.org/W2134838513","https://openalex.org/W2135931142","https://openalex.org/W2140136393","https://openalex.org/W2141396628","https://openalex.org/W2142015172","https://openalex.org/W2143744297","https://openalex.org/W2145013085","https://openalex.org/W2148757937","https://openalex.org/W2152406824","https://openalex.org/W2155298431","https://openalex.org/W2161314693","https://openalex.org/W2169984427","https://openalex.org/W2478884216","https://openalex.org/W2537095701","https://openalex.org/W3143014988","https://openalex.org/W3149357776","https://openalex.org/W4230587734","https://openalex.org/W4233398708","https://openalex.org/W4245485844","https://openalex.org/W4247997646","https://openalex.org/W4250759250","https://openalex.org/W6630788337","https://openalex.org/W6637883433","https://openalex.org/W6657218727","https://openalex.org/W6665773200","https://openalex.org/W6674716405","https://openalex.org/W6680307665","https://openalex.org/W6681217509","https://openalex.org/W6685150935"],"related_works":["https://openalex.org/W2134454856","https://openalex.org/W4245485844","https://openalex.org/W2006457427","https://openalex.org/W1969142133","https://openalex.org/W2141396628","https://openalex.org/W2120257283","https://openalex.org/W2105463797","https://openalex.org/W2137555930","https://openalex.org/W4239219002","https://openalex.org/W1995481531"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,11,29,79],"new":[3],"algorithm":[4,109],"to":[5,26,119,151],"extract":[6],"characteristic":[7,12,21,60],"flip-flops,":[8,38],"which":[9],"form":[10],"state":[13,16,22,46,61,65,115,126],"set,":[14],"using":[15,78],"correlation":[17],"information.":[18],"The":[19],"extracted":[20],"set":[23,32,116,155],"allows":[24],"us":[25],"focus":[27],"on":[28,58],"significantly":[30,148],"smaller":[31,154],"of":[33,156],"flip-flops":[34,99],"while":[35],"ignoring":[36],"other":[37],"thereby":[39],"simplifying":[40],"the":[41,59,84,87,96,101,112,124,143,152],"target":[42],"problem":[43],"and":[44,63,90,140],"reducing":[45],"explosion":[47],"in":[48],"very":[49],"large":[50,160],"sequential":[51,161],"circuits.":[52],"Next,":[53],"partitioning":[54],"is":[55,146],"applied":[56],"only":[57,131],"variables,":[62,127],"partial":[64],"transition":[66],"graphs":[67],"(STGs)":[68],"are":[69,76],"built.":[70],"During":[71],"test":[72,74],"generation,":[73],"vectors":[75],"generated":[77],"two-fold":[80],"criteria:":[81],"(1)":[82],"whether":[83,92],"vector":[85,94],"expand":[86],"overall":[88],"STGs,":[89],"(2)":[91],"this":[93],"break":[95],"relationship":[97],"among":[98],"within":[100],"correlated":[102],"sets.":[103],"Experiments":[104],"showed":[105],"that":[106],"our":[107],"extraction":[108],"can":[110],"reduce":[111],"original":[113],"complete":[114],"by":[117],"up":[118],"97%.":[120],"In":[121],"addition,":[122],"with":[123],"reduced":[125,149],"we":[128],"achieve":[129],"not":[130],"equal":[132],"or":[133],"better":[134],"coverages":[135,164],"for":[136],"both":[137],"stuck-at":[138],"faults":[139],"design":[141],"errors,":[142],"execution":[144],"time":[145],"also":[147],"due":[150],"much":[153],"flip-flops.":[157],"For":[158],"some":[159],"circuits,":[162],"highest":[163],"have":[165],"been":[166],"obtained.":[167]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}