{"id":"https://openalex.org/W2114676052","doi":"https://doi.org/10.1109/test.2002.1041779","title":"Robustness IPs for reliability and security of SoCs","display_name":"Robustness IPs for reliability and security of SoCs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2114676052","doi":"https://doi.org/10.1109/test.2002.1041779","mag":"2114676052"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079705848","display_name":"E. Dupont","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"E. Dupont","raw_affiliation_strings":["IROC TECHNOLOGIES - iROc Technologies (WTC Po Box 1510 Grenoble - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IROC TECHNOLOGIES - iROc Technologies (WTC Po Box 1510 Grenoble - France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Nicolaidis","raw_affiliation_strings":["Cost Reduction and Evaluation of a Temporary Faults Detecting Technique, ACM Press, New York, USA","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","IROC TECHNOLOGIES - iROc Technologies (WTC Po Box 1510 Grenoble - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cost Reduction and Evaluation of a Temporary Faults Detecting Technique, ACM Press, New York, USA","institution_ids":[]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"IROC TECHNOLOGIES - iROc Technologies (WTC Po Box 1510 Grenoble - France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079705848"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.991,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7688997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6395606398582458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6160289645195007},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.5336310267448425},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.46232345700263977},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.4422956109046936},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43666568398475647},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.42783018946647644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4137623608112335},{"id":"https://openalex.org/keywords/risk-analysis","display_name":"Risk analysis (engineering)","score":0.3640841841697693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1840299665927887},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.15153545141220093},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13502487540245056}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6395606398582458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6160289645195007},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.5336310267448425},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.46232345700263977},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.4422956109046936},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43666568398475647},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.42783018946647644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4137623608112335},{"id":"https://openalex.org/C112930515","wikidata":"https://www.wikidata.org/wiki/Q4389547","display_name":"Risk analysis (engineering)","level":1,"score":0.3640841841697693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1840299665927887},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.15153545141220093},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13502487540245056},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2002.1041779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00013739v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00013739","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings-International-Test-Conference-2002-Cat.-No.02CH37382, 2002, Baltimore, MD, France. pp.357-64, ⟨10.1109/TEST.2002.1041779⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2013185880","https://openalex.org/W2133687702","https://openalex.org/W4229966209","https://openalex.org/W4247608823"],"related_works":["https://openalex.org/W4282938614","https://openalex.org/W2906929912","https://openalex.org/W2099755394","https://openalex.org/W2350686889","https://openalex.org/W1965839502","https://openalex.org/W4321442002","https://openalex.org/W2621742671","https://openalex.org/W2015265939","https://openalex.org/W2116599849","https://openalex.org/W2288125907"],"abstract_inverted_index":{"Increased":[0],"performance":[1,19,37],"has":[2,21,31,49],"been":[3,32,50],"the":[4,11,24,69,74,177],"key":[5,120],"innovation":[6],"in":[7,132],"new":[8,137],"products":[9,154],"over":[10],"last":[12],"few":[13],"years.":[14],"Market":[15],"demand":[16,156],"for":[17,92],"this":[18,176],"feature":[20],"helped":[22],"make":[23],"semiconductor":[25],"business":[26,150],"quite":[27],"profitable.":[28],"Technology":[29],"evolution":[30],"driven":[33],"steadily":[34],"by":[35,103],"more":[36,88,90,128,130],"at":[38],"a":[39,63,78,119,136,160],"lower":[40],"cost.":[41],"To":[42],"meet":[43],"such":[44],"time-to-market":[45],"constraints":[46],"functional":[47],"IP":[48,117],"leveraged":[51],"because":[52],"of":[53,60,66,73,152],"its":[54],"reusability":[55],"feature.":[56],"Approaching":[57],"physical":[58],"limits":[59],"silicon":[61],"with":[62],"huge":[64],"number":[65],"transistors":[67],"threatens":[68,140],"manufacturability":[70],"and":[71,84,89,106,129,145,149,165],"usability":[72],"final":[75],"system":[76],"on":[77],"chip":[79],"(SoC).":[80],"Yield,":[81],"debugging,":[82],"test":[83],"reliability":[85,158],"are":[86],"now":[87],"critical":[91,131],"SoC":[93],"sign-off":[94],"Infrastructure":[95],"IPs":[96],"enable":[97],"designers":[98],"to":[99,162],"manage":[100],"these":[101],"challenges":[102],"detecting,":[104],"analyzing":[105],"correcting":[107],"defects":[108],"or":[109,172],"signal":[110],"corruption.":[111],"One":[112],"specific":[113],"domain":[114],"where":[115],"infrastructure":[116],"brings":[118],"value":[121],"is":[122,126],"robustness.":[123],"Signal":[124],"integrity":[125],"becoming":[127],"VDSM":[133],"chips,":[134],"causing":[135],"challenge":[138],"that":[139],"information":[141],"integrity,":[142],"systems":[143],"availability":[144],"security.":[146],"Both":[147],"consumer":[148],"owners":[151],"electronic":[153],"will":[155],"high":[157],"as":[159],"companion":[161],"performance.":[163],"Downtime":[164],"ongoing":[166],"service":[167],"costs":[168],"must":[169],"be":[170],"reduced":[171],"eliminated.":[173],"We":[174],"call":[175],"Robustness":[178],"Challenge.":[179]},"counts_by_year":[],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}