{"id":"https://openalex.org/W1884607559","doi":"https://doi.org/10.1109/test.2002.1041750","title":"Clock faults' impact on manufacturing testing and their possible detection through on-line testing","display_name":"Clock faults' impact on manufacturing testing and their possible detection through on-line testing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1884607559","doi":"https://doi.org/10.1109/test.2002.1041750","mag":"1884607559"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Metra","raw_affiliation_strings":["D.E.I.S. University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"D.E.I.S. University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012674084","display_name":"S. Di Francescantonio","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Francescantonio","raw_affiliation_strings":["D.E.I.S. University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"D.E.I.S. University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.M. Mak","raw_affiliation_strings":["Intel Corporation, Santa Clara, California, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010725489"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.0062,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76278617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"100","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7022483348846436},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.683020293712616},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6471083760261536},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5594590306282043},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5132131576538086},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46116963028907776},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.436436265707016},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.42176997661590576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35660308599472046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3316158950328827},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2561827003955841},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15790468454360962},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07570409774780273},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07345640659332275}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7022483348846436},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.683020293712616},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6471083760261536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5594590306282043},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5132131576538086},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46116963028907776},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.436436265707016},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.42176997661590576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35660308599472046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3316158950328827},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2561827003955841},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15790468454360962},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07570409774780273},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07345640659332275},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1838879283","https://openalex.org/W1877004118","https://openalex.org/W1979072566","https://openalex.org/W1994777880","https://openalex.org/W2040778410","https://openalex.org/W2095950905","https://openalex.org/W2098112833","https://openalex.org/W2099147678","https://openalex.org/W2106290994","https://openalex.org/W2107292647","https://openalex.org/W2113369656","https://openalex.org/W2123575525","https://openalex.org/W2127930006","https://openalex.org/W2131261932","https://openalex.org/W2154418718","https://openalex.org/W2155199849","https://openalex.org/W2158584096","https://openalex.org/W2173972090","https://openalex.org/W4255003575","https://openalex.org/W6638715081","https://openalex.org/W6639197512"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W1619273082","https://openalex.org/W1604566864","https://openalex.org/W4234690636","https://openalex.org/W1513638945"],"abstract_inverted_index":{"This":[0,66],"paper":[1,67],"investigates":[2],"the":[3,8,39,61,95,100,107],"impact":[4],"of":[5,12,29,41,77,87,93,109,138],"faults":[6,43,71,98,112],"affecting":[7],"clock":[9,42,70,97,111],"distribution":[10],"network":[11],"synchronous":[13],"systems":[14],"on":[15,21],"manufacturing":[16,54],"testing.":[17],"Previous":[18],"researches":[19],"based":[20],"real":[22],"process":[23],"data":[24],"and":[25,64,81,89],"inductive":[26],"fault":[27,126],"analysis":[28],"a":[30],"reference":[31],"microprocessor":[32,62],"showed":[33],"that,":[34,119],"contrary":[35],"to":[36,45,50,59,115,142],"common":[37],"expectations,":[38],"majority":[40],"leads":[44],"local":[46],"failures":[47],"not":[48,122],"likely":[49,114],"be":[51,73],"detected":[52,74],"by":[53,75,124],"testing,":[55,127],"despite":[56],"their":[57],"ability":[58],"compromise":[60,131],"operation":[63],"reliability.":[65],"shows":[68],"that":[69,90],"can":[72],"means":[76],"conventional":[78],"stuck-at,":[79],"delay":[80,125],"transition":[82],"testing":[83,101,140],"in":[84,91,106],"only":[85],"12%":[86],"cases":[88,94],"10%":[92],"undetected":[96],"invalidate":[99],"procedures":[102],"themselves.":[103],"In":[104],"addition,":[105],"29%":[108],"cases,":[110],"are":[113],"cause":[116],"race":[117],"conditions":[118,146],"although":[120],"generally":[121],"considered":[123],"might":[128],"as":[129],"well":[130],"system's":[132],"correct":[133],"operation.":[134],"The":[135],"possible":[136],"adoption":[137],"on-line":[139],"techniques":[141],"avoid":[143],"such":[144],"dangerous":[145],"is":[147],"finally":[148],"discussed.":[149]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}