{"id":"https://openalex.org/W2138735239","doi":"https://doi.org/10.1109/test.2000.894213","title":"POIROT: a logic fault diagnosis tool and its applications","display_name":"POIROT: a logic fault diagnosis tool and its applications","publication_year":2002,"publication_date":"2002-11-08","ids":{"openalex":"https://openalex.org/W2138735239","doi":"https://doi.org/10.1109/test.2000.894213","mag":"2138735239"},"language":"en","primary_location":{"id":"doi:10.1109/test.2000.894213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2000.894213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"S. Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049361076","display_name":"S.B. Drummonds","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.B. Drummonds","raw_affiliation_strings":["Intel Corporation, Hillsboro, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":6.192,"has_fulltext":false,"cited_by_count":153,"citation_normalized_percentile":{"value":0.97073187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8823904991149902},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6417977809906006},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6382911801338196},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6168220043182373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6091490983963013},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5893478393554688},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5087180733680725},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4605395793914795},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46013396978378296},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4598466157913208},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4548223614692688},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4342684745788574},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4260076880455017},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4209482669830322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3941406011581421},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3495015501976013},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.3366625905036926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28655359148979187},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15220004320144653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10103639960289001}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8823904991149902},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6417977809906006},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6382911801338196},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6168220043182373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6091490983963013},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5893478393554688},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5087180733680725},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4605395793914795},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46013396978378296},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4598466157913208},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4548223614692688},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4342684745788574},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4260076880455017},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4209482669830322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3941406011581421},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3495015501976013},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3366625905036926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28655359148979187},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15220004320144653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10103639960289001},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2000.894213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2000.894213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1830318039","https://openalex.org/W1860969673","https://openalex.org/W2021463588","https://openalex.org/W2068469396","https://openalex.org/W2096268091","https://openalex.org/W2109892423","https://openalex.org/W2114203495","https://openalex.org/W2117253172","https://openalex.org/W2122459133","https://openalex.org/W2138551793","https://openalex.org/W2139730802","https://openalex.org/W2167634051","https://openalex.org/W4237466351","https://openalex.org/W4240026072","https://openalex.org/W6639274139"],"related_works":["https://openalex.org/W2051500795","https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W1792381030","https://openalex.org/W3150960233","https://openalex.org/W2107097146","https://openalex.org/W2157545815","https://openalex.org/W3129977055","https://openalex.org/W1521778956"],"abstract_inverted_index":{"Logic":[0],"fault":[1,4,95,108],"diagnosis":[2,26,43],"or":[3],"isolation":[5],"is":[6,77],"the":[7,11,21,83],"process":[8],"of":[9,15,23,37,50],"analyzing":[10],"failing":[12],"logic":[13,42,51],"portions":[14],"an":[16,28],"integrated":[17],"circuit":[18],"to":[19,47,72],"isolate":[20],"cause":[22],"failure.":[24],"Fault":[25],"plays":[27],"important":[29],"role":[30],"in":[31,75],"multiple":[32,107],"applications":[33],"at":[34],"different":[35],"stages":[36],"design":[38],"and":[39,54,65,71,87,97,103,119,124,130],"manufacturing.":[40],"A":[41],"tool":[44,84],"with":[45,61,68],"applicability":[46],"a":[48],"spectrum":[49],"DFT,":[52],"ATPG":[53,70],"test":[55],"strategies":[56],"including":[57],"full/almost":[58],"fullscan":[59],"circuits":[60,67],"combinational":[62],"ATPG,":[63],"partial-scan":[64,92],"non-scan":[66],"sequential":[69],"functional":[73,117],"patterns":[74],"general":[76],"presented.":[78],"Novel":[79],"features":[80],"incorporated":[81],"into":[82],"include":[85,112],"static":[86],"dynamic":[88],"structural":[89],"processing":[90],"for":[91,100,106],"circuits,":[93],"windowed":[94],"simulation,":[96],"diagnostic":[98],"models":[99],"open":[101],"defects":[102,129],"cover":[104],"algorithms":[105],"diagnosis.":[109],"Experimental":[110],"results":[111,114,121],"simulation":[113],"on":[115,122],"processor":[116],"blocks":[118],"silicon":[120],"chipsets":[123],"processors":[125],"from":[126],"artificially":[127],"induced":[128],"production":[131],"fallout.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}