{"id":"https://openalex.org/W2133158885","doi":"https://doi.org/10.1109/test.1998.743134","title":"Defect-oriented test quality assessment using fault sampling and simulation","display_name":"Defect-oriented test quality assessment using fault sampling and simulation","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W2133158885","doi":"https://doi.org/10.1109/test.1998.743134","mag":"2133158885"},"language":"en","primary_location":{"id":"doi:10.1109/test.1998.743134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1998.743134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067214457","display_name":"F.M. Gon\u00e7alves","orcid":"https://orcid.org/0000-0002-0559-1888"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"F.M. Goncalves","raw_affiliation_strings":["IST/INESC, Lisboa, Portugal","IST, INESC, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"IST, INESC, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047445549","display_name":"Marcelino Santos","orcid":"https://orcid.org/0000-0002-2091-1165"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M.B. Santos","raw_affiliation_strings":["IST/INESC, Lisboa, Portugal","IST / INESC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"IST / INESC","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039557784","display_name":"I.C. Teixeira","orcid":"https://orcid.org/0000-0002-2642-5619"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"I.C. Teixeira","raw_affiliation_strings":["IST/INESC, Lisboa, Portugal","IST / INESC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"IST / INESC","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058862498","display_name":"J.P. Teixeira","orcid":"https://orcid.org/0000-0002-0379-6257"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J.P. Teixeira","raw_affiliation_strings":["IST/INESC, Lisboa, Portugal","IST / INESC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IST/INESC, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]},{"raw_affiliation_string":"IST / INESC","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":1.1454,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78264363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"35","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6698043346405029},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6557005643844604},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6356658339500427},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6283292174339294},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6037114262580872},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6018495559692383},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5774067044258118},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5009469985961914},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4536359906196594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.282482773065567},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.14500772953033447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1434428095817566},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07744842767715454}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6698043346405029},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6557005643844604},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6356658339500427},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6283292174339294},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6037114262580872},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6018495559692383},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5774067044258118},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5009469985961914},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4536359906196594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.282482773065567},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.14500772953033447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1434428095817566},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07744842767715454},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.1998.743134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1998.743134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1497833252","https://openalex.org/W1573827634","https://openalex.org/W1595285623","https://openalex.org/W1775604791","https://openalex.org/W1896671528","https://openalex.org/W1908637464","https://openalex.org/W1988192422","https://openalex.org/W1998316224","https://openalex.org/W2051907727","https://openalex.org/W2074760143","https://openalex.org/W2098112833","https://openalex.org/W2109172132","https://openalex.org/W2121147757","https://openalex.org/W2123181463","https://openalex.org/W2126693329","https://openalex.org/W2129940463","https://openalex.org/W2135823217","https://openalex.org/W2137641348","https://openalex.org/W2138223068","https://openalex.org/W2138549077","https://openalex.org/W2139895946","https://openalex.org/W2140415539","https://openalex.org/W2152406824","https://openalex.org/W2154418718","https://openalex.org/W2155298777","https://openalex.org/W2160785194","https://openalex.org/W2165672048","https://openalex.org/W2167138208","https://openalex.org/W2172141191","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W4388870064","https://openalex.org/W2210139803","https://openalex.org/W2378211422","https://openalex.org/W4235186151","https://openalex.org/W2054685365","https://openalex.org/W2056057048","https://openalex.org/W2667588871","https://openalex.org/W2272354214","https://openalex.org/W4321353415","https://openalex.org/W2148843359"],"abstract_inverted_index":{"The":[0,60],"purpose":[1],"of":[2,14,66],"this":[3],"paper":[4],"is":[5,43],"to":[6,93],"present":[7],"a":[8,46,55,79],"novel":[9,47],"methodology":[10,62],"for":[11,78],"the":[12,23,64],"estimation":[13],"VLSI":[15],"products":[16],"defect":[17],"level,":[18],"or":[19],"reject":[20],"rates,":[21],"in":[22,38],"IC":[24],"design":[25],"environment.":[26],"A":[27],"new":[28],"defect-oriented":[29],"(DO)":[30],"fault":[31,49,75],"extraction":[32,40],"and":[33,86],"stratified":[34],"sampling":[35],"technique,":[36],"implemented":[37],"an":[39],"tool,":[41,51],"lobs,":[42],"used":[44],"with":[45,69,97],"DO":[48],"simulation":[50,58],"veriDOFS,":[52],"which":[53],"uses":[54],"commercial":[56],"Verilog":[57],"tool.":[59],"proposed":[61],"allows":[63],"evaluation":[65],"DL":[67],"values":[68],"limited":[70],"confidence":[71],"intervals,":[72],"using":[73],"reduced":[74],"samples.":[76],"Results,":[77],"s38417":[80],"benchmark":[81],"circuit":[82],"(almost":[83],"100,000":[84],"transistors":[85],"over":[87],"140,000":[88],"extracted":[89],"bridging":[90],"defects)":[91],"lead":[92],"test":[94],"quality":[95],"validation":[96],"2,000":[98],"sampled":[99],"faults.":[100]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}