{"id":"https://openalex.org/W2152413499","doi":"https://doi.org/10.1109/test.1996.556984","title":"Testability features for a submicron voice-coder ASIC","display_name":"Testability features for a submicron voice-coder ASIC","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2152413499","doi":"https://doi.org/10.1109/test.1996.556984","mag":"2152413499"},"language":"en","primary_location":{"id":"doi:10.1109/test.1996.556984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1996.556984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 1996. Test and Design Validity","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050674901","display_name":"F. Pichon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"F. Pichon","raw_affiliation_strings":["Common Techniques and Technologies Unit, Thomson CSF, Gennevilliers, France"],"affiliations":[{"raw_affiliation_string":"Common Techniques and Technologies Unit, Thomson CSF, Gennevilliers, France","institution_ids":["https://openalex.org/I4210121266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050674901"],"corresponding_institution_ids":["https://openalex.org/I4210121266"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21093885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8854682445526123},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7854534387588501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6769661903381348},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6714375019073486},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6294209957122803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6020405888557434},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5644745826721191},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4901455342769623},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.48981973528862},{"id":"https://openalex.org/keywords/principal","display_name":"Principal (computer security)","score":0.4652147591114044},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4462521970272064},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4321209788322449},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4304056763648987},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42389976978302},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.417725145816803},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40926486253738403},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22943457961082458},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22035670280456543},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16192474961280823},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14530274271965027},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10796961188316345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10751199722290039}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8854682445526123},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7854534387588501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6769661903381348},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6714375019073486},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6294209957122803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6020405888557434},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5644745826721191},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4901455342769623},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.48981973528862},{"id":"https://openalex.org/C144559511","wikidata":"https://www.wikidata.org/wiki/Q2986279","display_name":"Principal (computer security)","level":2,"score":0.4652147591114044},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4462521970272064},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4321209788322449},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4304056763648987},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42389976978302},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.417725145816803},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40926486253738403},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22943457961082458},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22035670280456543},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16192474961280823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14530274271965027},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10796961188316345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10751199722290039},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.1996.556984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.1996.556984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Test Conference 1996. Test and Design Validity","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W7487116","https://openalex.org/W1664582212","https://openalex.org/W2005735289","https://openalex.org/W2096382042","https://openalex.org/W2103490729","https://openalex.org/W2112017015","https://openalex.org/W2145718684","https://openalex.org/W2149147076","https://openalex.org/W2166173829","https://openalex.org/W4234589815","https://openalex.org/W6600305769"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2132255345","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W4248272744","https://openalex.org/W2373135325","https://openalex.org/W1853803081","https://openalex.org/W1579528621","https://openalex.org/W2101025877"],"abstract_inverted_index":{"This":[0,18],"paper":[1,36],"describes":[2],"the":[3,41],"design":[4,59],"and":[5,26,57],"implementation":[6],"of":[7,34,40],"test":[8,44,46,49,58,63],"functions":[9,23],"on":[10],"an":[11],"ASIC":[12],"integrating":[13],"a":[14],"digital-signal":[15],"processor":[16,68],"core.":[17],"chip":[19,42],"performs":[20],"voice":[21],"coding":[22],"for":[24,67],"military":[25],"professional":[27],"mobile":[28],"communication":[29],"systems.":[30],"The":[31,61],"principal":[32],"topics":[33],"this":[35],"are:":[37],"general":[38],"presentation":[39],"architecture,":[43,47],"methodology,":[45],"special":[48],"modes,":[50],"built-in":[51],"self-test":[52],"scheme,":[53],"IEEE":[54],"1149.1":[55],"implementation,":[56],"methodology.":[60],"proposed":[62],"strategy":[64],"is":[65],"relevant":[66],"core":[69],"based":[70],"submicron":[71],"ICs.":[72]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}