{"id":"https://openalex.org/W4315750737","doi":"https://doi.org/10.1109/tcsii.2023.3236382","title":"Area and Energy Efficient SOT-MRAM Bit Cell Based on 3 Transistors With Shared Diffusion Regions","display_name":"Area and Energy Efficient SOT-MRAM Bit Cell Based on 3 Transistors With Shared Diffusion Regions","publication_year":2023,"publication_date":"2023-01-12","ids":{"openalex":"https://openalex.org/W4315750737","doi":"https://doi.org/10.1109/tcsii.2023.3236382"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3236382","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcsii.2023.3236382","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101835694","display_name":"Enlong Liu","orcid":"https://orcid.org/0000-0003-4381-2343"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Enlong Liu","raw_affiliation_strings":["Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101565854","display_name":"Kunkun Li","orcid":"https://orcid.org/0009-0007-4191-8490"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kunkun Li","raw_affiliation_strings":["Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721608","display_name":"A. Shen","orcid":"https://orcid.org/0000-0003-0764-2885"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ao Shen","raw_affiliation_strings":["Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100680472","display_name":"Shikun He","orcid":"https://orcid.org/0000-0003-0351-2485"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shikun He","raw_affiliation_strings":["Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Product Engineering, Zhejiang Hikstor Technology Company Ltd., Hangzhou, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101835694"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0401,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72993405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"70","issue":"6","first_page":"2206","last_page":"2210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8897281885147095},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6397180557250977},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5708795189857483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5508390665054321},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43405386805534363},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.404356986284256},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.33381175994873047},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32532399892807007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23131346702575684},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.1394786834716797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13492310047149658}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8897281885147095},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6397180557250977},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5708795189857483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5508390665054321},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43405386805534363},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.404356986284256},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.33381175994873047},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32532399892807007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23131346702575684},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.1394786834716797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13492310047149658}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2023.3236382","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcsii.2023.3236382","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2246960778","https://openalex.org/W2342993049","https://openalex.org/W2419506648","https://openalex.org/W2530188112","https://openalex.org/W2799482983","https://openalex.org/W2896872617","https://openalex.org/W2898206555","https://openalex.org/W2899297130","https://openalex.org/W2903183690","https://openalex.org/W2912745226","https://openalex.org/W2950156181","https://openalex.org/W2950326227","https://openalex.org/W2951768675","https://openalex.org/W2952800885","https://openalex.org/W2960963051","https://openalex.org/W2986415287","https://openalex.org/W3003850204","https://openalex.org/W3010771362","https://openalex.org/W3094546740","https://openalex.org/W3140035508","https://openalex.org/W3149633442","https://openalex.org/W3158911499","https://openalex.org/W3161079328","https://openalex.org/W3214033335","https://openalex.org/W4213176646","https://openalex.org/W6755639643","https://openalex.org/W6766277174"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3146164987","https://openalex.org/W2141626281","https://openalex.org/W2086829516","https://openalex.org/W1641143370","https://openalex.org/W2128922810","https://openalex.org/W2472395098","https://openalex.org/W1908441109","https://openalex.org/W2047360450","https://openalex.org/W2092374022"],"abstract_inverted_index":{"In":[0,81],"this":[1],"brief,":[2],"we":[3],"present":[4],"a":[5,56,134],"novel":[6],"bit":[7,43,74,100,132],"cell":[8,22,44,65,75,101,119,123,133],"structure":[9],"of":[10,20,36,68,97,107,116],"spin-orbit-torque":[11],"magnetic":[12],"random":[13],"access":[14,86,109],"memory":[15],"(SOT-MRAM)":[16],"for":[17,50,85,137],"the":[18,30,37,61,78,98,108,117,122,130],"reduction":[19,67],"both":[21,89],"size":[23,124],"and":[24,93,126,140],"write":[25,52],"energy":[26,96,127,141],"consumption.":[27],"Based":[28],"on":[29],"shared":[31],"diffusion":[32],"region":[33],"architecture,":[34],"all":[35],"3":[38],"transistors":[39,87],"in":[40,88],"one":[41],"SOT-MRAM":[42],"contribute":[45],"to":[46,71],"supply":[47],"driving":[48],"current":[49],"deterministic":[51],"operations.":[53],"Implemented":[54],"with":[55,103],"40":[57],"nm":[58],"CMOS":[59],"technology,":[60],"proposed":[62,99,131],"design":[63,76,136],"achieves":[64],"area":[66],"32%":[69],"compared":[70],"conventional":[72,118],"2-transistors-based":[73],"from":[77],"simulation":[79],"result.":[80],"addition,":[82],"word-line":[83,105],"voltage":[84,106],"designs":[90],"are":[91],"optimized":[92],"compared.":[94],"Write":[95],"decreases":[102],"proper":[104],"transistors,":[110],"reaching":[111],"80%":[112],"(92%)":[113],"write-P":[114],"(AP)":[115],"design.":[120],"Both":[121],"scaling":[125],"saving":[128],"make":[129],"viable":[135],"high":[138],"density":[139],"efficient":[142],"SOT-MRAM.":[143]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}