{"id":"https://openalex.org/W1491697314","doi":"https://doi.org/10.1109/tcsii.2015.2436151","title":"Accelerated Dual-Path Asynchronous Circuit","display_name":"Accelerated Dual-Path Asynchronous Circuit","publication_year":2015,"publication_date":"2015-05-21","ids":{"openalex":"https://openalex.org/W1491697314","doi":"https://doi.org/10.1109/tcsii.2015.2436151","mag":"1491697314"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2015.2436151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2436151","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050206542","display_name":"Tiben Che","orcid":"https://orcid.org/0000-0003-3228-192X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiben Che","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080648882","display_name":"Jingwei Xu","orcid":"https://orcid.org/0000-0002-1865-6214"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingwei Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112468803","display_name":"Gwan Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwan Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2008,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56179713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"62","issue":"9","first_page":"856","last_page":"860"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.9444307088851929},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8662583231925964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192692160606384},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6585210561752319},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5774141550064087},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.45199233293533325},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.42214611172676086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38286247849464417},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3492740988731384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3283138573169708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24886846542358398},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18153652548789978},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15663868188858032},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14524129033088684}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.9444307088851929},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8662583231925964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192692160606384},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6585210561752319},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5774141550064087},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45199233293533325},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.42214611172676086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38286247849464417},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3492740988731384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3283138573169708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24886846542358398},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18153652548789978},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15663868188858032},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14524129033088684},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2015.2436151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2436151","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1519198589","https://openalex.org/W2015328840","https://openalex.org/W2055971177","https://openalex.org/W2066671765","https://openalex.org/W2084517978","https://openalex.org/W2117939640","https://openalex.org/W2122123384","https://openalex.org/W2137541450","https://openalex.org/W2160557756","https://openalex.org/W2162811899","https://openalex.org/W2172072167","https://openalex.org/W2806490410","https://openalex.org/W3193744881","https://openalex.org/W6631039757","https://openalex.org/W6678528511","https://openalex.org/W6683822484"],"related_works":["https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W4312516786","https://openalex.org/W2089881199","https://openalex.org/W3094139610","https://openalex.org/W2019614288","https://openalex.org/W2129978639","https://openalex.org/W2362759320","https://openalex.org/W2086539401","https://openalex.org/W2364846771"],"abstract_inverted_index":{"This":[0],"brief":[1,74],"presents":[2],"a":[3,25,99,107],"novel":[4],"design":[5,29,69,94],"approach":[6,70,95],"that":[7,104,118],"accelerates":[8],"an":[9,31,44,57],"asynchronous":[10,27,91],"circuit":[11,28,53],"system":[12],"by":[13,42,78],"circumventing":[14],"transient-fault-induced":[15],"delays":[16],"and":[17,20,30],"tolerates":[18],"latchups":[19],"other":[21],"permanent":[22],"faults.":[23],"Specifically,":[24],"dual-path":[26,68],"associated":[32],"arbiter":[33,137],"are":[34],"developed.":[35],"Asynchronous":[36],"circuits":[37],"inherently":[38],"tolerate":[39],"transient":[40],"errors":[41],"incurring":[43],"additional":[45],"delay.":[46],"This,":[47],"in":[48,56,72,112,144],"turn,":[49],"can":[50],"debilitate":[51],"the":[52,60,89,119,122,130,136,147],"to":[54,127,146],"suspend":[55],"environment":[58],"where":[59],"fault":[61],"rate":[62],"(FR)":[63],"is":[64,96,132,151],"excessively":[65],"high.":[66],"The":[67,93],"presented":[71],"this":[73,76],"eliminates":[75],"problem":[77],"using":[79],"whichever":[80],"output":[81],"or":[82],"outcome":[83],"combination":[84],"becomes":[85],"valid":[86],"first":[87],"from":[88,125],"two":[90],"stages.":[92],"illustrated":[97],"with":[98],"low-density":[100],"parity-check":[101],"decoder":[102,120],"architecture":[103],"must":[105],"exhibit":[106],"high":[108],"degree":[109],"of":[110],"reliability":[111],"error-prone":[113],"operating":[114],"conditions.":[115],"Results":[116],"show":[117],"reduces":[121],"delay":[123],"overhead":[124,143],"19.5%":[126],"7.5%":[128],"when":[129],"FR":[131],"400/clock":[133],"cycle.":[134],"However,":[135],"only":[138],"introduces":[139],"about":[140],"2%":[141],"area":[142],"addition":[145],"duplication":[148],"overhead,":[149],"which":[150],"exactly":[152],"2X.":[153]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}