{"id":"https://openalex.org/W2167767753","doi":"https://doi.org/10.1109/tcsii.2011.2161704","title":"A MPCN-Based Parallel Architecture in BCH Decoders for nand Flash Memory Devices","display_name":"A MPCN-Based Parallel Architecture in BCH Decoders for nand Flash Memory Devices","publication_year":2011,"publication_date":"2011-09-16","ids":{"openalex":"https://openalex.org/W2167767753","doi":"https://doi.org/10.1109/tcsii.2011.2161704","mag":"2167767753"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2011.2161704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2161704","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102164038","display_name":"Yi-Min Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Min Lin","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084504231","display_name":"Chi-Heng Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Heng Yang","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114253714","display_name":"Chih-Hsiang Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsiang Hsu","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074752759","display_name":"Hsie-Chia Chang","orcid":"https://orcid.org/0000-0002-0525-8129"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsie-Chia Chang","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101838014","display_name":"Chen\u2010Yi Lee","orcid":"https://orcid.org/0000-0002-6795-0874"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Yi Lee","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102164038"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":2.6415,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91168661,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"58","issue":"10","first_page":"682","last_page":"686"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.9104028344154358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7508406639099121},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.658800482749939},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6237538456916809},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5719659924507141},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4784505367279053},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44856521487236023},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4351986050605774},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4211960732936859},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.41671550273895264},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3670094907283783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3451753258705139},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27331483364105225},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1903252899646759},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.14137563109397888},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0936063826084137},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.07759585976600647}],"concepts":[{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.9104028344154358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7508406639099121},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.658800482749939},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6237538456916809},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5719659924507141},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4784505367279053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44856521487236023},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4351986050605774},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4211960732936859},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.41671550273895264},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3670094907283783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3451753258705139},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27331483364105225},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1903252899646759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14137563109397888},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0936063826084137},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.07759585976600647},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsii.2011.2161704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2161704","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.467.9188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.467.9188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.si2lab.org/publications/jnl/ymlin2011.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.916.9161","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.916.9161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Chi_Heng_Yang/publication/220625493_A_MPCN-Based_Parallel_Architecture_in_BCH_Decoders_for_nand_Flash_Memory_Devices/links/53fdb0500cf2364ccc08ed99.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1534925464","https://openalex.org/W1593683169","https://openalex.org/W1738875156","https://openalex.org/W2109190450","https://openalex.org/W2114512042","https://openalex.org/W2124271027","https://openalex.org/W2144634140","https://openalex.org/W2153377676","https://openalex.org/W2199682189","https://openalex.org/W4239889878"],"related_works":["https://openalex.org/W2054139911","https://openalex.org/W1577524679","https://openalex.org/W2386432552","https://openalex.org/W4230869547","https://openalex.org/W3172524400","https://openalex.org/W1723747798","https://openalex.org/W187274129","https://openalex.org/W4318948863","https://openalex.org/W2355887979","https://openalex.org/W2121197955"],"abstract_inverted_index":{"According":[0],"to":[1,12,53,87],"large-page-size":[2],"and":[3,74,106],"random-bit-error":[4],"characteristics,":[5],"long-block-length":[6],"Bose-Chaudhuri-Hochquenghem":[7],"(BCH)":[8],"decoders":[9,42],"are":[10],"applied":[11],"realize":[13],"error":[14],"correction":[15],"in":[16,26,45,96,121],"NAND":[17],"Flash":[18],"memory":[19],"devices.":[20],"To":[21],"accelerate":[22],"the":[23,60,64,71,75,93,97,101,124],"decoding":[24],"process":[25],"an":[27],"area-efficient":[28],"architecture,":[29,85],"a":[30],"parallel":[31],"architecture":[32],"with":[33,123],"minimal":[34],"polynomial":[35],"combinational":[36],"network":[37],"(MPCN)":[38],"for":[39,114],"long":[40],"BCH":[41,116],"is":[43],"presented":[44],"this":[46],"brief.":[47],"The":[48],"proposed":[49],"design":[50],"utilizes":[51],"MPCNs":[52],"replace":[54],"constant":[55],"finite-field":[56],"multipliers,":[57],"which":[58],"dominate":[59],"hardware":[61,89],"complexity":[62,90],"of":[63],"high-parallel":[65],"Chien":[66,76,107],"search":[67,77,108],"architecture.":[68],"Furthermore,":[69],"both":[70],"syndrome":[72,104],"calculator":[73],"can":[78],"be":[79],"merged":[80],"by":[81],"exploiting":[82],"our":[83],"MPCN-based":[84,102],"leading":[86],"significant":[88],"reduction.":[91],"From":[92],"synthesis":[94],"results":[95],"90-nm":[98],"CMOS":[99],"technology,":[100],"joint":[103],"calculation":[105],"has":[109],"46.7%":[110],"gate":[111],"count":[112],"saving":[113],"parallel-32":[115],"(4603,":[117],"4096;":[118],"39)":[119],"decoder":[120],"contrast":[122],"straightforward":[125],"design.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}