{"id":"https://openalex.org/W4399340123","doi":"https://doi.org/10.1109/tcsi.2024.3404034","title":"Hybrid Spatial and Temporal Computing Histogrammer in Soft Processor Core of a FPGA Device","display_name":"Hybrid Spatial and Temporal Computing Histogrammer in Soft Processor Core of a FPGA Device","publication_year":2024,"publication_date":"2024-06-04","ids":{"openalex":"https://openalex.org/W4399340123","doi":"https://doi.org/10.1109/tcsi.2024.3404034"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3404034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3404034","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://re.public.polimi.it/bitstream/11311/1267062/1/Hybrid_Spatial_and_Temporal_Computing_Histogramer_in_Soft_Processor_Core_of_a_FPGA_Device.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069484541","display_name":"E. Ronconi","orcid":"https://orcid.org/0000-0001-9728-1942"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Enrico Ronconi","raw_affiliation_strings":["Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013332656","display_name":"F. Garzetti","orcid":"https://orcid.org/0000-0002-4273-2774"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Garzetti","raw_affiliation_strings":["Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010794943","display_name":"N. Lusardi","orcid":"https://orcid.org/0000-0001-7635-5308"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Lusardi","raw_affiliation_strings":["Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077847117","display_name":"A. Costa","orcid":"https://orcid.org/0000-0002-9135-2639"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Costa","raw_affiliation_strings":["Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046682712","display_name":"A. Geraci","orcid":"https://orcid.org/0000-0002-6084-3953"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Angelo Geraci","raw_affiliation_strings":["Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Bioengineering (DEIB), Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069484541"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.0296,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7658383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"71","issue":"8","first_page":"3683","last_page":"3694"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9373000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9373000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7649133205413818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6751871705055237},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6509341597557068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46460264921188354},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4490504860877991},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4444468021392822},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37010669708251953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36978989839553833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3606603145599365},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08189040422439575}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7649133205413818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6751871705055237},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6509341597557068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46460264921188354},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4490504860877991},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4444468021392822},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37010669708251953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36978989839553833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3606603145599365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08189040422439575}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2024.3404034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3404034","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1267062","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1267062","pdf_url":"https://re.public.polimi.it/bitstream/11311/1267062/1/Hybrid_Spatial_and_Temporal_Computing_Histogramer_in_Soft_Processor_Core_of_a_FPGA_Device.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1267062","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1267062","pdf_url":"https://re.public.polimi.it/bitstream/11311/1267062/1/Hybrid_Spatial_and_Temporal_Computing_Histogramer_in_Soft_Processor_Core_of_a_FPGA_Device.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4399340123.pdf","grobid_xml":"https://content.openalex.org/works/W4399340123.grobid-xml"},"referenced_works_count":47,"referenced_works":["https://openalex.org/W2006228322","https://openalex.org/W2025437223","https://openalex.org/W2039551633","https://openalex.org/W2043569351","https://openalex.org/W2130283598","https://openalex.org/W2332978905","https://openalex.org/W2555861474","https://openalex.org/W2573168018","https://openalex.org/W2593779664","https://openalex.org/W2597236740","https://openalex.org/W2739153774","https://openalex.org/W2755368436","https://openalex.org/W2763338343","https://openalex.org/W2773675741","https://openalex.org/W2789858376","https://openalex.org/W2794019384","https://openalex.org/W2795118585","https://openalex.org/W2809600522","https://openalex.org/W2891996752","https://openalex.org/W2904109191","https://openalex.org/W2913980233","https://openalex.org/W2917260512","https://openalex.org/W2935117357","https://openalex.org/W2947753393","https://openalex.org/W2982490019","https://openalex.org/W2995490567","https://openalex.org/W3006567745","https://openalex.org/W3012759934","https://openalex.org/W3015351491","https://openalex.org/W3015384938","https://openalex.org/W3016202446","https://openalex.org/W3026747905","https://openalex.org/W3095248924","https://openalex.org/W3102574878","https://openalex.org/W3172691965","https://openalex.org/W3191512235","https://openalex.org/W3194077040","https://openalex.org/W3201467948","https://openalex.org/W4226136345","https://openalex.org/W4288064649","https://openalex.org/W4293508730","https://openalex.org/W4298325471","https://openalex.org/W4312467338","https://openalex.org/W4387789709","https://openalex.org/W6725542747","https://openalex.org/W6735168207","https://openalex.org/W6745868316"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2394430006","https://openalex.org/W4255057712","https://openalex.org/W2384472584","https://openalex.org/W163366574","https://openalex.org/W4251458280"],"abstract_inverted_index":{"Multi-channel":[0],"data":[1,10,33],"management":[2],"is":[3,12,20,85,101,130,215],"crucial":[4],"in":[5,15,34,42,126,183],"a":[6,21,86,110,121,147,159,168,184,196,207],"world":[7],"where":[8],"big":[9],"processing":[11],"extensively":[13],"used":[14],"research":[16],"and":[17,28,50,57,96,190],"business.":[18],"Histogramming":[19],"common":[22],"technique":[23],"employed":[24],"to":[25,75,133,173,178],"detect,":[26],"analyze,":[27],"store":[29],"enormous":[30],"volumes":[31],"of":[32,61,200,210],"real-time,":[35],"making":[36],"it":[37,100],"useful":[38],"for":[39,53,106],"industrial":[40,97],"applications":[41],"fields":[43],"such":[44],"as":[45],"biology,":[46],"chemistry,":[47],"medical":[48],"imaging,":[49],"spectroscopy.":[51],"Due":[52],"them":[54],"programming":[55],"simplicity":[56],"low-cost":[58],"large":[59],"amount":[60],"memory,":[62],"general-purpose":[63],"temporal":[64],"computing":[65,89,113],"processors":[66],"are":[67],"commonly":[68],"used,":[69],"but":[70,99],"they":[71],"lack":[72],"the":[73,94],"ability":[74],"perform":[76],"parallel":[77,88],"computation":[78],"at":[79],"high-performance.":[80],"Field-Programmable":[81],"Gate":[82],"Array":[83],"(FPGA)":[84],"powerful":[87],"solution":[90],"proposed":[91,153],"by":[92,146],"both":[93],"scientific":[95],"worlds,":[98],"equipped":[102],"with":[103],"little":[104],"memory":[105],"these":[107],"applications.":[108],"Thus,":[109],"hybrid":[111,175],"spatial/temporal":[112],"histogram":[114],"generator":[115],"has":[116,155],"been":[117,156],"proposed,":[118],"which":[119,129],"uses":[120],"low-area":[122],"multi-channel":[123],"histogramming":[124],"engine":[125],"programmable":[127],"logic":[128],"expanded":[131],"thanks":[132],"an":[134],"external":[135],"Double":[136],"Data":[137],"Rate":[138],"Synchronous":[139],"Dynamic":[140],"Random":[141],"Access":[142],"Memory":[143],"(DDR)":[144],"driven":[145],"MicroBlaze":[148],"Soft":[149],"Processor":[150],"Core.":[151],"The":[152],"system":[154],"validated":[157],"on":[158,167],"Xilinx":[160],"28-nm":[161],"7-Series":[162],"Artix-7":[163],"XC7A100T":[164],"FPGA":[165,186],"hosted":[166],"Nexys4":[169],"Evaluation":[170],"Board.":[171],"Thanks":[172],"this":[174],"solution,":[176],"up":[177],"128":[179],"channels":[180],"can":[181],"handle":[182],"low-end":[185],"occupies":[187],"207":[188],"LUTs":[189],"325":[191],"flip-flops":[192],"per":[193,213],"channel":[194,214],"plus":[195],"total":[197,201],"630":[198],"kb":[199],"BRAM":[202],"shared":[203],"between":[204],"all":[205],"channels;":[206],"power":[208],"consumption":[209],"10.1":[211],"mW":[212],"measured.":[216]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2024-06-05T00:00:00"}