{"id":"https://openalex.org/W4226088361","doi":"https://doi.org/10.1109/tcad.2022.3160143","title":"Cell-Based Synthesis of Multiple Analog Filter and Oscillator Topologies Employing Graph","display_name":"Cell-Based Synthesis of Multiple Analog Filter and Oscillator Topologies Employing Graph","publication_year":2022,"publication_date":"2022-03-16","ids":{"openalex":"https://openalex.org/W4226088361","doi":"https://doi.org/10.1109/tcad.2022.3160143"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3160143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3160143","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102103819","display_name":"Baidyanath Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Baidyanath Ray","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014956317","display_name":"Debanjana Datta","orcid":"https://orcid.org/0000-0002-1246-2283"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debanjana Datta","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India"],"raw_orcid":"https://orcid.org/0000-0002-1246-2283","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045098175","display_name":"Mousumi Bhanja","orcid":"https://orcid.org/0000-0001-5312-6633"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mousumi Bhanja","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India"],"raw_orcid":"https://orcid.org/0000-0001-5312-6633","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068040643","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-4188-7192"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, Indian Institute of Engineering, Science and Technology Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102103819"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.1635,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41046102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"41","issue":"12","first_page":"5152","last_page":"5168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.5468019247055054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46547433733940125},{"id":"https://openalex.org/keywords/network-synthesis-filters","display_name":"Network synthesis filters","score":0.4558180868625641},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.45305341482162476},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.44422829151153564},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4368496239185333},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4338029623031616},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.4026946425437927},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3741913437843323},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33180510997772217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27203547954559326},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.24704959988594055},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.18497100472450256},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15073931217193604},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.1423289179801941},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.0887933075428009},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07910224795341492}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.5468019247055054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46547433733940125},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.4558180868625641},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.45305341482162476},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.44422829151153564},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4368496239185333},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4338029623031616},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.4026946425437927},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3741913437843323},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33180510997772217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27203547954559326},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.24704959988594055},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.18497100472450256},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15073931217193604},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.1423289179801941},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0887933075428009},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07910224795341492},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3160143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3160143","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1965081201","https://openalex.org/W1972122023","https://openalex.org/W1997411701","https://openalex.org/W2018989845","https://openalex.org/W2046328375","https://openalex.org/W2068923837","https://openalex.org/W2093890101","https://openalex.org/W2101485851","https://openalex.org/W2104794633","https://openalex.org/W2108092549","https://openalex.org/W2118902492","https://openalex.org/W2134124874","https://openalex.org/W2138052613","https://openalex.org/W2140788361","https://openalex.org/W2141958825","https://openalex.org/W2145416189","https://openalex.org/W2155115352","https://openalex.org/W2162015239","https://openalex.org/W2162964517","https://openalex.org/W2163094920","https://openalex.org/W2381518922","https://openalex.org/W2594853235","https://openalex.org/W2613835179","https://openalex.org/W2753095659","https://openalex.org/W2777765937","https://openalex.org/W2911472431","https://openalex.org/W2983257683","https://openalex.org/W3004161692","https://openalex.org/W3009193187","https://openalex.org/W3016245921","https://openalex.org/W3023310718","https://openalex.org/W3045972127","https://openalex.org/W3094571756","https://openalex.org/W3112236443","https://openalex.org/W3112867857","https://openalex.org/W3120285395","https://openalex.org/W3162295299","https://openalex.org/W3169517138","https://openalex.org/W3196467229","https://openalex.org/W4234256097"],"related_works":["https://openalex.org/W2374577609","https://openalex.org/W1941486190","https://openalex.org/W1014066877","https://openalex.org/W1550320154","https://openalex.org/W2534117492","https://openalex.org/W3049241337","https://openalex.org/W2536689822","https://openalex.org/W2134124874","https://openalex.org/W1603035466","https://openalex.org/W4226088361"],"abstract_inverted_index":{"A":[0,40],"new":[1],"synthesis":[2,107],"methodology,":[3],"which":[4,92],"offers":[5],"design":[6],"harmony":[7],"of":[8,18,32,52,62,68,82],"multiple":[9,60,83],"analog":[10,102],"filter":[11,84],"and":[12,49,85,88,99],"oscillator":[13,86],"topologies":[14],"is":[15,109],"presented.":[16],"Vertices":[17],"a":[19,50],"bipartite":[20],"graph":[21,48],"are":[22,35],"defined":[23],"with":[24,56,75,90,111],"simple":[25],"mathematical":[26],"function,":[27],"denoted":[28,36],"as":[29],"cell.":[30],"Weight":[31],"the":[33],"edges":[34],"by":[37],"relation":[38],"operator.":[39],"general":[41],"theory":[42],"has":[43,72],"been":[44,73],"developed":[45],"based":[46],"on":[47],"set":[51],"traversal":[53],"rules":[54],"conjugated":[55],"cell,":[57],"to":[58,95],"produce":[59],"number":[61],"second-order":[63],"function":[64],"(SOF)":[65],"in":[66],"terms":[67],"cells.":[69],"Theoretical":[70],"approach":[71,108],"facilitated":[74],"operational":[76],"transconductance":[77],"amplifier":[78],"(OTA)-based":[79],"circuit":[80],"realization":[81],"topologies,":[87],"abridged":[89],"algorithm,":[91],"may":[93],"lead":[94],"virtual":[96],"EDA":[97],"tool":[98],"field":[100],"programmable":[101],"array":[103],"(FPAA).":[104],"The":[105],"proposed":[106],"validated":[110],"SPICE":[112],"simulation.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}