{"id":"https://openalex.org/W1971971073","doi":"https://doi.org/10.1109/tcad.2012.2232707","title":"Combinational Logic Design Using Six-Terminal NEM Relays","display_name":"Combinational Logic Design Using Six-Terminal NEM Relays","publication_year":2013,"publication_date":"2013-04-17","ids":{"openalex":"https://openalex.org/W1971971073","doi":"https://doi.org/10.1109/tcad.2012.2232707","mag":"1971971073"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2012.2232707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2232707","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100697498","display_name":"Daesung Lee","orcid":"https://orcid.org/0000-0002-2435-6867"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daesung Lee","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041242166","display_name":"W. S. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. S. Lee","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101996434","display_name":"Chen Chen","orcid":"https://orcid.org/0009-0000-5387-8608"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Chen","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666925","display_name":"Farzan Fallah","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Fallah","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091373819","display_name":"J. Provine","orcid":"https://orcid.org/0000-0001-9283-4165"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Provine","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110145070","display_name":"Soogine Chong","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soogine Chong","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049387606","display_name":"J. Watkins","orcid":"https://orcid.org/0000-0003-1478-7230"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Watkins","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021259927","display_name":"Roger T. Howe","orcid":"https://orcid.org/0000-0002-4554-7347"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. T. Howe","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S P. Wong","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA, USA","Department of Electrical Engineering, Stanford University Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5100697498"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":6.857,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.97164027,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"32","issue":"5","first_page":"653","last_page":"666"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/relay","display_name":"Relay","score":0.7567926645278931},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7499405145645142},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6371939182281494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.57486891746521},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5744919776916504},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5652607679367065},{"id":"https://openalex.org/keywords/terminal","display_name":"Terminal (telecommunication)","score":0.5273554921150208},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4841935932636261},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.4706921875476837},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46787258982658386},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4357795715332031},{"id":"https://openalex.org/keywords/protective-relay","display_name":"Protective relay","score":0.4168112576007843},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38324180245399475},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34153079986572266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24920880794525146},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.23604106903076172},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21423768997192383},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.14819267392158508},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08845058083534241},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07584425806999207},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07391619682312012}],"concepts":[{"id":"https://openalex.org/C2778156585","wikidata":"https://www.wikidata.org/wiki/Q174053","display_name":"Relay","level":3,"score":0.7567926645278931},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7499405145645142},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6371939182281494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.57486891746521},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5744919776916504},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5652607679367065},{"id":"https://openalex.org/C2779664074","wikidata":"https://www.wikidata.org/wiki/Q3518405","display_name":"Terminal (telecommunication)","level":2,"score":0.5273554921150208},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4841935932636261},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.4706921875476837},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46787258982658386},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4357795715332031},{"id":"https://openalex.org/C2412688","wikidata":"https://www.wikidata.org/wiki/Q503732","display_name":"Protective relay","level":4,"score":0.4168112576007843},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38324180245399475},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34153079986572266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24920880794525146},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.23604106903076172},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21423768997192383},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.14819267392158508},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08845058083534241},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07584425806999207},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07391619682312012},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2012.2232707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2012.2232707","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.44999998807907104,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W599550356","https://openalex.org/W1822320350","https://openalex.org/W1977075265","https://openalex.org/W1991137688","https://openalex.org/W1994143452","https://openalex.org/W1995184712","https://openalex.org/W2009608485","https://openalex.org/W2053619330","https://openalex.org/W2077070937","https://openalex.org/W2080267935","https://openalex.org/W2089468487","https://openalex.org/W2103278335","https://openalex.org/W2105366149","https://openalex.org/W2131287315","https://openalex.org/W2139354714","https://openalex.org/W2141849037","https://openalex.org/W2146756219","https://openalex.org/W2147548177","https://openalex.org/W2149210417","https://openalex.org/W2167251059","https://openalex.org/W2543966797","https://openalex.org/W4239175426"],"related_works":["https://openalex.org/W2133001125","https://openalex.org/W1936629927","https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2157277696","https://openalex.org/W2125277664","https://openalex.org/W2074526596"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"techniques":[3],"for":[4,105],"designing":[5],"nanoelectromechanical":[6],"relay-based":[7],"logic":[8,17,36,107],"circuits":[9],"using":[10,29,42,54],"six-terminal":[11,32],"relays":[12,78],"that":[13],"behave":[14],"as":[15,72],"universal":[16],"gates.":[18],"With":[19],"proper":[20],"biasing,":[21],"a":[22,30,51,94],"compact":[23],"2-to-1":[24],"multiplexer":[25],"can":[26,38,60,101],"be":[27,40,102],"implemented":[28,41],"single":[31,95],"relay.":[33],"Arbitrary":[34],"combinational":[35,91],"functions":[37,108],"then":[39],"well-known":[43],"binary":[44],"decision":[45],"diagram":[46],"(BDD)":[47],"techniques.":[48],"Compared":[49],"to":[50,81,88],"CMOS-style":[52],"implementation":[53,59],"four-terminal":[55],"relays,":[56],"the":[57,77,98],"BDD-based":[58],"result":[61],"in":[62],"lower":[63],"area":[64],"without":[65],"major":[66],"impact":[67],"on":[68],"performance":[69],"metrics":[70],"such":[71],"delay,":[73,97],"and":[74],"energy":[75],"(when":[76],"are":[79],"scaled":[80],"small":[82],"dimensions).":[83],"Although":[84],"it":[85],"is":[86],"possible":[87],"implement":[89],"any":[90],"circuit":[92],"with":[93],"mechanical":[96,112],"relay":[99],"count":[100],"significantly":[103],"reduced":[104],"complex":[106],"by":[109],"allowing":[110],"multiple":[111],"delays.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}