{"id":"https://openalex.org/W1480428477","doi":"https://doi.org/10.1109/tc.1985.1676519","title":"Testing Strategy and Technique for Macro-Based Circuits","display_name":"Testing Strategy and Technique for Macro-Based Circuits","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W1480428477","doi":"https://doi.org/10.1109/tc.1985.1676519","mag":"1480428477"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1985.1676519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1985.1676519","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020553019","display_name":"Somenzi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Somenzi","raw_affiliation_strings":["SGS ATES Componenti Elettronici S.p.A, Agrate, Italy"],"affiliations":[{"raw_affiliation_string":"SGS ATES Componenti Elettronici S.p.A, Agrate, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112629442","display_name":"Gai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gai","raw_affiliation_strings":["Centro Elaborazione Numerale dei Segnali, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Centro Elaborazione Numerale dei Segnali, Torino, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025308710","display_name":"Mezzalama","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mezzalama","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030763022","display_name":"Prinetto","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Prinetto","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020553019"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5315,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.83986928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-34","issue":"1","first_page":"85","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.8127821683883667},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7766623497009277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7357030510902405},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5871871709823608},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5856943726539612},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5209278464317322},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5148817300796509},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45805490016937256},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43321534991264343},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4259698987007141},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3679910898208618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11239016056060791},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08647149801254272}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.8127821683883667},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7766623497009277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7357030510902405},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5871871709823608},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5856943726539612},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5209278464317322},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5148817300796509},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45805490016937256},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43321534991264343},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4259698987007141},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3679910898208618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11239016056060791},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08647149801254272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1985.1676519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1985.1676519","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W111398055","https://openalex.org/W227398617","https://openalex.org/W1772932304","https://openalex.org/W1967575124","https://openalex.org/W1972369552","https://openalex.org/W1978648672","https://openalex.org/W2004437077","https://openalex.org/W2029173745","https://openalex.org/W2035633155","https://openalex.org/W2055515120","https://openalex.org/W2109207559","https://openalex.org/W2111994103","https://openalex.org/W4213339889","https://openalex.org/W6604484734","https://openalex.org/W6644642537","https://openalex.org/W6651354974","https://openalex.org/W6675753660"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576"],"abstract_inverted_index":{"The":[0,45],"increasing":[1],"complexity":[2],"of":[3,55,80,98,112,119,127],"VLSI":[4],"systems":[5],"demands":[6],"structured":[7],"approaches":[8],"to":[9,27,49,123],"reduce":[10],"both":[11,23],"design":[12],"time":[13],"and":[14,19,40,74,83,92],"test":[15,113],"generation":[16,114],"effort.":[17],"PLA's":[18],"scan":[20],"paths":[21],"have":[22],"been":[24],"widely":[25],"reported":[26],"be":[28,50],"efficient":[29],"in":[30,78],"this":[31],"sense.":[32],"This":[33],"correspondence":[34],"presents":[35],"an":[36,71],"easily":[37],"testable":[38],"structure":[39],"its":[41],"related":[42],"testing":[43],"strategies.":[44],"circuits":[46],"are":[47,63,76,133],"assumed":[48],"based":[51],"on":[52],"the":[53,67,96,110,125],"interconnection":[54],"combinatorial":[56],"macros,":[57],"mostly":[58],"implemented":[59],"by":[60,106],"PLA's;":[61],"tests":[62],"generated":[64],"locally,":[65],"considering":[66],"involved":[68],"macro":[69],"as":[70,89],"isolated":[72],"item,":[73],"then":[75],"expressed":[77],"terms":[79],"primary":[81],"inputs":[82],"outputs":[84],"using":[85],"a":[86,117],"topological":[87],"approach":[88],"general":[90],"strategy":[91],"algebraic":[93],"techniques":[94],"for":[95],"propagation":[97],"signals":[99],"through":[100],"macros.":[101],"Propagation":[102],"is":[103,115,121],"dealt":[104],"with":[105],"new":[107],"algorithms.":[108],"Since":[109],"problem":[111],"NP-hard,":[116],"set":[118],"heuristics":[120],"introduced":[122],"keep":[124],"amount":[126],"computation":[128],"reasonable;":[129],"several":[130],"implementation":[131],"issues":[132],"finally":[134],"investigated.":[135]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}