{"id":"https://openalex.org/W2294307222","doi":"https://doi.org/10.1109/tc.1976.1674594","title":"Multiprocessing Systems","display_name":"Multiprocessing Systems","publication_year":1976,"publication_date":"1976-12-01","ids":{"openalex":"https://openalex.org/W2294307222","doi":"https://doi.org/10.1109/tc.1976.1674594","mag":"2294307222"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674594","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Baer","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Baer","raw_affiliation_strings":["Department of Computer Science, University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":5.3301,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.95941943,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-25","issue":"12","first_page":"1271","last_page":"1277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.8863612413406372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8635107278823853},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7603318691253662},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6846456527709961},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.614981472492218},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5094531178474426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4228944480419159},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07160776853561401}],"concepts":[{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.8863612413406372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8635107278823853},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7603318691253662},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6846456527709961},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.614981472492218},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5094531178474426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4228944480419159},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07160776853561401},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674594","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674594","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1789713128","https://openalex.org/W1976284552","https://openalex.org/W1987079491","https://openalex.org/W1989607408","https://openalex.org/W1995282402","https://openalex.org/W1998487091","https://openalex.org/W2003176686","https://openalex.org/W2004820539","https://openalex.org/W2021022099","https://openalex.org/W2029922197","https://openalex.org/W2051307244","https://openalex.org/W2052177181","https://openalex.org/W2060054468","https://openalex.org/W2070908350","https://openalex.org/W2078315796","https://openalex.org/W2141389982","https://openalex.org/W2158525816","https://openalex.org/W2159159598","https://openalex.org/W2161004322","https://openalex.org/W2170523074","https://openalex.org/W4211102632","https://openalex.org/W4239785891","https://openalex.org/W4294549613","https://openalex.org/W6665356041"],"related_works":["https://openalex.org/W1980986440","https://openalex.org/W3158884034","https://openalex.org/W2167983067","https://openalex.org/W1971361763","https://openalex.org/W1929230991","https://openalex.org/W2014030893","https://openalex.org/W1979603458","https://openalex.org/W2065177255","https://openalex.org/W80911919","https://openalex.org/W2143115188"],"abstract_inverted_index":{"This":[0],"paper":[1],"surveys":[2],"the":[3,6,9,19,43],"state":[4],"of":[5,13,18,42,53],"art":[7],"in":[8],"design":[10],"and":[11,21,26,36,50],"evaluation":[12],"multiprocessing":[14],"systems.":[15],"Multiprocessor":[16],"architectures":[17],"SIMD":[20],"MIMD":[22],"type":[23],"are":[24],"reviewed":[25],"further":[27],"classified":[28],"depending":[29],"on":[30],"their":[31,37],"tight":[32],"or":[33],"loose":[34],"coupling":[35],"homogeneity.":[38],"The":[39],"additional":[40],"complexity":[41],"software":[44],"for":[45],"control,":[46],"synchronization,":[47],"efficient":[48],"utilization,":[49],"performance":[51],"monitoring":[52],"multiple":[54],"processors":[55],"is":[56],"emphasized.":[57]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}