{"id":"https://openalex.org/W2903833568","doi":"https://doi.org/10.1109/ssd.2018.8570509","title":"A Reusable Hybrid RISC Processor with Programmable Instruction Set","display_name":"A Reusable Hybrid RISC Processor with Programmable Instruction Set","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2903833568","doi":"https://doi.org/10.1109/ssd.2018.8570509","mag":"2903833568"},"language":"en","primary_location":{"id":"doi:10.1109/ssd.2018.8570509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2018.8570509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015904423","display_name":"Hajer Najjar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hajer Najjar","raw_affiliation_strings":["Design and Control of Systems (LACS), LR11ES20 Laboratory of Analysis, Tunis, Tunisia"],"affiliations":[{"raw_affiliation_string":"Design and Control of Systems (LACS), LR11ES20 Laboratory of Analysis, Tunis, Tunisia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110587430","display_name":"Riad Bourguiba","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Riad Bourguiba","raw_affiliation_strings":["Design and Control of Systems (LACS), LR11ES20 Laboratory of Analysis, Tunis, Tunisia"],"affiliations":[{"raw_affiliation_string":"Design and Control of Systems (LACS), LR11ES20 Laboratory of Analysis, Tunis, Tunisia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033480845","display_name":"J. Mou\u00efne","orcid":"https://orcid.org/0000-0003-1640-1450"},"institutions":[{"id":"https://openalex.org/I142608572","display_name":"Prince Sattam Bin Abdulaziz University","ror":"https://ror.org/04jt46d36","country_code":"SA","type":"education","lineage":["https://openalex.org/I142608572"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Jaouhar Mouine","raw_affiliation_strings":["Prince Sattam Bin Abdulaziz University, Saudi Arabia"],"affiliations":[{"raw_affiliation_string":"Prince Sattam Bin Abdulaziz University, Saudi Arabia","institution_ids":["https://openalex.org/I142608572"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015904423"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16145197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1028","last_page":"1031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7973678112030029},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.781011700630188},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7418743968009949},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.66876620054245},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6392374038696289},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6008422374725342},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5459356904029846},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5163701772689819},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49499982595443726},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4894803762435913},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.48467114567756653},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4554630517959595},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43853604793548584},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4275180995464325},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.28276488184928894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2764497399330139},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09942057728767395},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0890393853187561}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7973678112030029},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.781011700630188},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7418743968009949},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.66876620054245},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6392374038696289},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6008422374725342},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5459356904029846},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5163701772689819},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49499982595443726},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4894803762435913},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48467114567756653},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4554630517959595},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43853604793548584},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4275180995464325},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28276488184928894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2764497399330139},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09942057728767395},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0890393853187561},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ssd.2018.8570509","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2018.8570509","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 15th International Multi-Conference on Systems, Signals & Devices (SSD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W49964179","https://openalex.org/W1503174509","https://openalex.org/W1555915743","https://openalex.org/W1595943143","https://openalex.org/W1669302834","https://openalex.org/W1990771216","https://openalex.org/W2056817470","https://openalex.org/W2118159862","https://openalex.org/W2143795231","https://openalex.org/W2187978760","https://openalex.org/W4243513274","https://openalex.org/W6602038163","https://openalex.org/W6630209696","https://openalex.org/W6635584063","https://openalex.org/W6637216817","https://openalex.org/W6687463651"],"related_works":["https://openalex.org/W2036206036","https://openalex.org/W2900306051","https://openalex.org/W4387540511","https://openalex.org/W2993622674","https://openalex.org/W182515070","https://openalex.org/W4367172762","https://openalex.org/W4280644180","https://openalex.org/W2806352516","https://openalex.org/W3173973232","https://openalex.org/W2164026451"],"abstract_inverted_index":{"Embedded":[0],"systems":[1],"face":[2],"several":[3],"area":[4],"and":[5],"power":[6],"consumption":[7],"constraints":[8],"in":[9],"addition":[10],"to":[11,47],"the":[12,17,44,54],"real-time":[13],"challenges.":[14],"This":[15],"promotes":[16],"use":[18],"of":[19],"hard-core":[20],"processors.":[21],"However,":[22],"their":[23],"rigid":[24],"instruction":[25],"sets":[26],"make":[27],"them":[28],"unsuitable":[29],"for":[30],"some":[31],"applications.":[32],"In":[33],"this":[34],"paper":[35],"we":[36],"propose":[37],"a":[38,48],"new":[39],"processor":[40,50],"design":[41],"which":[42],"adds":[43],"programmable":[45],"aspect":[46],"hardwired":[49],"architecture,":[51],"so":[52],"that":[53],"reuse":[55],"possibilities":[56],"are":[57],"increased.":[58]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}