{"id":"https://openalex.org/W2050347531","doi":"https://doi.org/10.1109/softcom.2014.7039095","title":"Implementation of a burst error and burst erasure channel emulator using an FPGA architecture","display_name":"Implementation of a burst error and burst erasure channel emulator using an FPGA architecture","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2050347531","doi":"https://doi.org/10.1109/softcom.2014.7039095","mag":"2050347531"},"language":"en","primary_location":{"id":"doi:10.1109/softcom.2014.7039095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/softcom.2014.7039095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Software, Telecommunications and Computer Networks (SoftCOM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046136065","display_name":"Massimo Rigo","orcid":null},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Rigo","raw_affiliation_strings":["DIA University of Trieste, Italy","DIA, University of Trieste, Via A. Valerio, 10, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIA University of Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]},{"raw_affiliation_string":"DIA, University of Trieste, Via A. Valerio, 10, Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089945079","display_name":"Caterina Travan","orcid":null},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Caterina Travan","raw_affiliation_strings":["DIA University of Trieste, Italy","DIA, University of Trieste, Via A. Valerio, 10, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIA University of Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]},{"raw_affiliation_string":"DIA, University of Trieste, Via A. Valerio, 10, Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075301232","display_name":"F. Vatta","orcid":"https://orcid.org/0000-0003-4105-8084"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesca Vatta","raw_affiliation_strings":["DIA University of Trieste, Italy","DIA, University of Trieste, Via A. Valerio, 10, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIA University of Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]},{"raw_affiliation_string":"DIA, University of Trieste, Via A. Valerio, 10, Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091426192","display_name":"F. Babich","orcid":"https://orcid.org/0000-0003-0121-5524"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fulvio Babich","raw_affiliation_strings":["DIA University of Trieste, Italy","DIA, University of Trieste, Via A. Valerio, 10, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIA University of Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]},{"raw_affiliation_string":"DIA, University of Trieste, Via A. Valerio, 10, Italy","institution_ids":["https://openalex.org/I142444530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046136065"],"corresponding_institution_ids":["https://openalex.org/I142444530"],"apc_list":null,"apc_paid":null,"fwci":0.3598,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67263399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"414","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/burst-error","display_name":"Burst error","score":0.9043104648590088},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.783249020576477},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7737597227096558},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6944518089294434},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.635576605796814},{"id":"https://openalex.org/keywords/erasure","display_name":"Erasure","score":0.6343099474906921},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5184166431427002},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4543262720108032},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.41555070877075195},{"id":"https://openalex.org/keywords/binary-erasure-channel","display_name":"Binary erasure channel","score":0.4135305881500244},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39955538511276245},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3462992310523987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24381843209266663},{"id":"https://openalex.org/keywords/channel-capacity","display_name":"Channel capacity","score":0.19255390763282776},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16383245587348938},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1194344162940979}],"concepts":[{"id":"https://openalex.org/C113283315","wikidata":"https://www.wikidata.org/wiki/Q1017059","display_name":"Burst error","level":3,"score":0.9043104648590088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.783249020576477},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7737597227096558},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6944518089294434},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.635576605796814},{"id":"https://openalex.org/C2778790127","wikidata":"https://www.wikidata.org/wiki/Q484885","display_name":"Erasure","level":2,"score":0.6343099474906921},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5184166431427002},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4543262720108032},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.41555070877075195},{"id":"https://openalex.org/C149862233","wikidata":"https://www.wikidata.org/wiki/Q864142","display_name":"Binary erasure channel","level":4,"score":0.4135305881500244},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39955538511276245},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3462992310523987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24381843209266663},{"id":"https://openalex.org/C97744766","wikidata":"https://www.wikidata.org/wiki/Q870845","display_name":"Channel capacity","level":3,"score":0.19255390763282776},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16383245587348938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1194344162940979},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/softcom.2014.7039095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/softcom.2014.7039095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Software, Telecommunications and Computer Networks (SoftCOM)","raw_type":"proceedings-article"},{"id":"pmh:oai:arts.units.it:11368/2833418","is_oa":false,"landing_page_url":"http://hdl.handle.net/11368/2833418","pdf_url":null,"source":{"id":"https://openalex.org/S4306402362","display_name":"ArTS Archivio della ricerca di Trieste (University of Trieste https://www.units.it/)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I142444530","host_organization_name":"University of Trieste","host_organization_lineage":["https://openalex.org/I142444530"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1673604024","https://openalex.org/W2063142364","https://openalex.org/W2069288975","https://openalex.org/W2087657023","https://openalex.org/W2118872594","https://openalex.org/W2148575324","https://openalex.org/W2153623795","https://openalex.org/W3166503802","https://openalex.org/W6622547095"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2372190485","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2139769859","https://openalex.org/W2583282232","https://openalex.org/W2001552871"],"abstract_inverted_index":{"In":[0,27,132],"this":[1],"paper,":[2],"the":[3,50,70,98,106,137,144],"hardware":[4,150],"implementation":[5,157],"of":[6,46,64],"a":[7,12,29,34,43,109,123],"burst":[8,13,30,110],"error":[9,31,57,71],"channel":[10,15,32,37,75,107,125],"and":[11,52,58,143,154],"erasure":[14,74,111],"simulator":[16],"in":[17,38,42,56,78],"Cyclone":[18],"II":[19],"Field":[20],"Programmable":[21],"Gate":[22],"Array":[23],"(FPGA)":[24],"is":[25,33,76,83,88,152],"proposed.":[26],"telecommunications,":[28],"data":[35],"transmission":[36,124],"which":[39,79],"errors":[40],"occur":[41],"contiguous":[44,62],"sequence":[45],"symbols,":[47],"such":[48],"that":[49],"first":[51],"last":[53],"symbols":[54,68],"are":[55,100,116,128],"there":[59],"exists":[60],"no":[61],"subsequence":[63],"m":[65],"correctly":[66,86],"received":[67,85],"within":[69],"burst.":[72],"An":[73],"one":[77],"each":[80],"transmitted":[81],"symbol":[82],"either":[84],"or":[87],"corrupted":[89],"so":[90],"badly":[91],"as":[92,108],"to":[93,105,118,121,134,162],"be":[94,159],"considered":[95],"erased.":[96],"When":[97],"erasures":[99],"clustered":[101],"together":[102],"we":[103],"refer":[104],"channel.":[112],"Although":[113],"software":[114],"simulations":[115],"easy":[117],"set":[119],"up":[120,136],"simulate":[122],"behavior,":[126],"they":[127],"very":[129],"time":[130],"consuming.":[131],"order":[133],"speed":[135],"communication":[138],"system":[139],"performance":[140],"evaluation":[141],"process":[142],"final":[145],"parameter":[146],"optimization":[147],"design,":[148],"direct":[149],"emulation":[151],"proposed":[153],"presented.":[155],"The":[156],"can":[158],"easily":[160],"extended":[161],"other":[163],"FPGA":[164],"architectures.":[165]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-01T08:36:08.643496","created_date":"2025-10-10T00:00:00"}