{"id":"https://openalex.org/W2062527618","doi":"https://doi.org/10.1109/socc.2007.4545477","title":"Multiple clock domain synchronization for network on chip architectures","display_name":"Multiple clock domain synchronization for network on chip architectures","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2062527618","doi":"https://doi.org/10.1109/socc.2007.4545477","mag":"2062527618"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2007.4545477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077134354","display_name":"Jabulani Nyathi","orcid":"https://orcid.org/0000-0003-2822-3604"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jabulani Nyathi","raw_affiliation_strings":["Washington State University, Pullman, WA, USA","Washington State University, Pullman, 99163 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]},{"raw_affiliation_string":"Washington State University, Pullman, 99163 USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108695167","display_name":"Souradip Sarkar","orcid":null},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Souradip Sarkar","raw_affiliation_strings":["Washington State University, Pullman, WA, USA","Washington State University, Pullman, 99163 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]},{"raw_affiliation_string":"Washington State University, Pullman, 99163 USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078441163","display_name":"Partha Pratim Pande","orcid":"https://orcid.org/0000-0002-5930-8531"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Partha Pratim Pande","raw_affiliation_strings":["Washington State University, Pullman, WA, USA","Washington State University, Pullman, 99163 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]},{"raw_affiliation_string":"Washington State University, Pullman, 99163 USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7381305694580078},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7039653658866882},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7028874754905701},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6811278462409973},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6235396265983582},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5825833082199097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5819554328918457},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5423413515090942},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5397845506668091},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.5309010744094849},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49691513180732727},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4878371059894562},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4046294391155243},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34275394678115845},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2552994191646576},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.18743896484375},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09393060207366943},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0806412398815155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7381305694580078},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7039653658866882},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7028874754905701},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6811278462409973},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6235396265983582},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5825833082199097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5819554328918457},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5423413515090942},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5397845506668091},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.5309010744094849},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49691513180732727},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4878371059894562},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4046294391155243},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34275394678115845},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2552994191646576},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.18743896484375},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09393060207366943},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0806412398815155},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2007.4545477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2007.4545477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International SOC Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.110.5840","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.110.5840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.wsu.edu/~jabu/SOCC07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1510115303","https://openalex.org/W1999823427","https://openalex.org/W2057144245","https://openalex.org/W2099034654","https://openalex.org/W2106181398","https://openalex.org/W2111207983","https://openalex.org/W2160642395","https://openalex.org/W2161331676"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W2391366561","https://openalex.org/W4376142223","https://openalex.org/W3198758847","https://openalex.org/W2062527618"],"abstract_inverted_index":{"The":[0,74],"Network-on-Chip":[1],"(NoC)":[2],"is":[3,24],"emerging":[4],"as":[5,41,43],"a":[6,50,66],"revolutionary":[7],"methodology":[8],"in":[9,90],"solving":[10],"the":[11,28,34,62],"performance":[12],"limitations":[13],"arising":[14],"out":[15],"of":[16,21,92],"long":[17],"interconnects.":[18],"Continued":[19],"advancement":[20],"NoC":[22],"designs":[23],"heavily":[25],"dependent":[26],"on":[27,57],"ability":[29],"to":[30,64,81,87],"effectively":[31],"communicate":[32],"among":[33],"constituent":[35],"Intellectual":[36],"Property":[37],"(IP)":[38],"blocks/Embedded":[39],"cores,":[40],"well":[42],"manage/reduce":[44],"energy":[45,95],"dissipation.":[46,96],"This":[47],"paper":[48],"presents":[49],"low-latency,":[51],"low-energy":[52],"synchronization":[53],"mechanism":[54],"for":[55],"Network":[56],"Chip":[58],"architectures,":[59],"which":[60],"enables":[61],"network":[63],"span":[65],"system-on-chip":[67],"(SoC)":[68],"with":[69],"multiple":[70],"independent":[71],"clock":[72],"domains.":[73],"proposed":[75],"interface":[76],"scheme":[77,84],"has":[78],"been":[79],"compared":[80],"another":[82],"existing":[83],"and":[85,94],"shown":[86],"outperform":[88],"it":[89],"terms":[91],"latency":[93]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}