{"id":"https://openalex.org/W4413096215","doi":"https://doi.org/10.1109/smacd65553.2025.11092209","title":"Process-Portable Layout Generation of High-Speed Digital Circuit Using Standard Cells in FinFET","display_name":"Process-Portable Layout Generation of High-Speed Digital Circuit Using Standard Cells in FinFET","publication_year":2025,"publication_date":"2025-07-07","ids":{"openalex":"https://openalex.org/W4413096215","doi":"https://doi.org/10.1109/smacd65553.2025.11092209"},"language":"en","primary_location":{"id":"doi:10.1109/smacd65553.2025.11092209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Taeseung Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Taeseung Kang","raw_affiliation_strings":["Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101461960","display_name":"Taeho Shin","orcid":"https://orcid.org/0009-0003-8244-4835"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeho Shin","raw_affiliation_strings":["Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101585220","display_name":"Hee\u2010Jun Kim","orcid":"https://orcid.org/0000-0001-5336-1377"},"institutions":[{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]},{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Heejun Kim","raw_affiliation_strings":["SK Hynix,Solution Development Team,Seongnam,Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix,Solution Development Team,Seongnam,Korea","institution_ids":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056788062","display_name":"Jaeduk Han","orcid":"https://orcid.org/0000-0002-2292-7670"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeduk Han","raw_affiliation_strings":["Hanyang University,Dept. of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Dept. of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17642271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5982576608657837},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5684141516685486},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4916909337043762},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4612106382846832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4433780014514923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41738489270210266},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3516973853111267},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33631041646003723},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.236324280500412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20835769176483154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06970420479774475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5982576608657837},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5684141516685486},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4916909337043762},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4612106382846832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4433780014514923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41738489270210266},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3516973853111267},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33631041646003723},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.236324280500412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20835769176483154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06970420479774475}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/smacd65553.2025.11092209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd65553.2025.11092209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 21st International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2593061314","https://openalex.org/W2594689197","https://openalex.org/W2996806983","https://openalex.org/W4213212264","https://openalex.org/W4253367659","https://openalex.org/W4312036184","https://openalex.org/W4384162028","https://openalex.org/W4393034807","https://openalex.org/W6678791498"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W2363954022","https://openalex.org/W2796521923","https://openalex.org/W4241196849","https://openalex.org/W2770163697","https://openalex.org/W2110521006","https://openalex.org/W23143985","https://openalex.org/W2157850428","https://openalex.org/W2111641067","https://openalex.org/W2534246225"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,82],"generator-based":[4,57],"layout":[5,58,95],"design":[6,84],"methodology":[7],"that":[8],"leverages":[9],"foundry-standard":[10],"cells":[11],"to":[12,50,81],"produce":[13],"area-efficient":[14],"and":[15,30,43,46,75,94],"design-rule-check":[16],"(DRC)":[17],"clean":[18],"high-speed":[19],"custom":[20],"digital":[21,52],"circuits.":[22],"The":[23],"proposed":[24,62],"approach":[25,63],"facilitates":[26],"guided":[27],"structural":[28],"placement":[29,45],"routing":[31,47],"based":[32],"on":[33],"DRC-clean":[34],"grids":[35],"extracted":[36],"from":[37],"standard":[38,67],"cells,":[39,68],"offering":[40],"enhanced":[41],"fine-tuning":[42],"interactive":[44],"capabilities":[48,93],"compared":[49,80],"conventional":[51],"synthesis":[53],"methods.":[54],"Unlike":[55],"previous":[56],"generation":[59],"methods,":[60],"the":[61,86],"employs":[64],"area-and":[65],"power-efficient":[66],"achieving":[69],"reductions":[70],"of":[71],"77.8%":[72],"in":[73,77,85],"area":[74],"28.57%":[76],"power,":[78],"respectively,":[79],"full-custom":[83],"identical":[87],"process":[88],"node,":[89],"while":[90],"maintaining":[91],"customization":[92],"quality.":[96]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}