{"id":"https://openalex.org/W2968041341","doi":"https://doi.org/10.1109/smacd.2019.8795277","title":"An IC Array for the Statistical Characterization of Time-Dependent Variability of Basic Circuit Blocks","display_name":"An IC Array for the Statistical Characterization of Time-Dependent Variability of Basic Circuit Blocks","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2968041341","doi":"https://doi.org/10.1109/smacd.2019.8795277","mag":"2968041341"},"language":"en","primary_location":{"id":"doi:10.1109/smacd.2019.8795277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10261/354679","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012568135","display_name":"P. Mart\u00edn-Lloret","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"P. Martin-Lloret","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Nu\u00f1ez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011140420","display_name":"E. Roca","orcid":"https://orcid.org/0000-0001-6260-6495"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Roca","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422347","display_name":"R. Castro\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0002-6247-3124"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Castro-Lopez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004487540","display_name":"J. Mart\u00edn-Mart\u00ednez","orcid":"https://orcid.org/0000-0001-5938-5898"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]},{"id":"https://openalex.org/I71999127","display_name":"Universitat de Barcelona","ror":"https://ror.org/021018s57","country_code":"ES","type":"education","lineage":["https://openalex.org/I71999127"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Martin-Martinez","raw_affiliation_strings":["Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I71999127"]},{"raw_affiliation_string":"Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058670975","display_name":"R. Rodr\u0131\u0301guez","orcid":"https://orcid.org/0000-0002-4565-6703"},"institutions":[{"id":"https://openalex.org/I71999127","display_name":"Universitat de Barcelona","ror":"https://ror.org/021018s57","country_code":"ES","type":"education","lineage":["https://openalex.org/I71999127"]},{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Rodriguez","raw_affiliation_strings":["Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I71999127"]},{"raw_affiliation_string":"Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017592638","display_name":"M. Nafr\u0131\u0301a","orcid":"https://orcid.org/0000-0002-9549-2890"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]},{"id":"https://openalex.org/I71999127","display_name":"Universitat de Barcelona","ror":"https://ror.org/021018s57","country_code":"ES","type":"education","lineage":["https://openalex.org/I71999127"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Nafria","raw_affiliation_strings":["Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Autònoma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I71999127"]},{"raw_affiliation_string":"Electronic Engineering Department (REDEC group), Universitat Aut\u00f2noma de Barcelona (UAB), Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F.V. Fernandez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Universidad de Sevilla), Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5012568135"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.2421,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55405158,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7470926642417908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.669826865196228},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.6095965504646301},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5748850107192993},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5685250759124756},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5543622970581055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.538713276386261},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4938724637031555},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4848112165927887},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48298895359039307},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4772631824016571},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.4697853624820709},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43129763007164},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4200558662414551},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4135197103023529},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.27332544326782227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1816052794456482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14263993501663208},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12813147902488708}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7470926642417908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.669826865196228},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.6095965504646301},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5748850107192993},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5685250759124756},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5543622970581055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.538713276386261},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4938724637031555},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4848112165927887},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48298895359039307},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4772631824016571},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.4697853624820709},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43129763007164},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4200558662414551},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4135197103023529},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.27332544326782227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1816052794456482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14263993501663208},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12813147902488708},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/smacd.2019.8795277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/smacd.2019.8795277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/354679","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/354679","pdf_url":null,"source":{"id":"https://openalex.org/S4306401639","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/submittedVersion"}],"best_oa_location":{"id":"pmh:oai:digital.csic.es:10261/354679","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/354679","pdf_url":null,"source":{"id":"https://openalex.org/S4306401639","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/submittedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1974819809","https://openalex.org/W2095598799","https://openalex.org/W2149134343","https://openalex.org/W2151679526","https://openalex.org/W2153772101","https://openalex.org/W2495023379","https://openalex.org/W2539823950","https://openalex.org/W2734631967","https://openalex.org/W2736053285","https://openalex.org/W2904664224","https://openalex.org/W6682433079"],"related_works":["https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2143611918","https://openalex.org/W2081795747","https://openalex.org/W4248234938","https://openalex.org/W2744948163","https://openalex.org/W2105900842","https://openalex.org/W2391880898","https://openalex.org/W2329294094","https://openalex.org/W2968041341"],"abstract_inverted_index":{"This":[0,108],"paper":[1],"presents":[2],"an":[3],"integrated":[4,57,85],"circuit":[5,31,100,159],"(IC)":[6],"array":[7,139],"whose":[8],"purpose":[9],"is":[10,60],"to":[11,68,119,129],"observe,":[12],"quantify":[13],"and":[14,29,125,131,149],"characterize":[15],"the":[16,34,45,53,80,94,138,158],"impact":[17,51],"of":[18,40,55,83,152],"time-dependent":[19,97,154],"variability":[20,98,155],"effects,":[21],"like":[22],"aging,":[23],"in":[24,44,52,79,114],"several":[25],"widely":[26],"used":[27],"digital":[28],"analog":[30],"blocks.":[32],"With":[33],"increasing":[35],"interest":[36],"that":[37,63,92],"this":[38],"kind":[39],"mechanism":[41],"has":[42,102],"attracted":[43],"last":[46],"years,":[47],"for":[48],"its":[49],"potential":[50],"reliability":[54,136],"ultra-scaled":[56],"circuits,":[58],"it":[59,72],"only":[61],"relevant":[62],"appropriate":[64],"measures":[65],"are":[66],"taken":[67],"find":[69],"out":[70],"how":[71,153],"can":[73],"be":[74],"included":[75],"(and":[76],"thus":[77],"mitigated)":[78],"design":[81,134],"process":[82],"such":[84],"circuits.":[86],"And,":[87],"while":[88],"substantial":[89],"literature":[90],"exists":[91],"covers":[93],"device":[95],"level,":[96],"at":[99,127,157],"level":[101],"not":[103],"been":[104],"as":[105],"equally":[106],"studied.":[107],"work":[109],"complements":[110],"our":[111],"previous":[112],"efforts":[113],"providing":[115],"a":[116,147],"holistic":[117],"approach":[118],"Reliability-Aware":[120],"Design:":[121],"from":[122],"statistical":[123],"characterization":[124],"modeling":[126],"device-level,":[128],"simulation,":[130],"into":[132],"optimization-based":[133],"with":[135],"considerations,":[137],"presented":[140],"here":[141],"provides":[142],"one":[143],"more":[144],"step":[145],"towards":[146],"thorough":[148],"accurate":[150],"understanding":[151],"works":[156],"level.":[160]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-04-24T08:23:43.765630","created_date":"2025-10-10T00:00:00"}