{"id":"https://openalex.org/W2725430724","doi":"https://doi.org/10.1109/siu.2017.7960719","title":"FPGA implementation of layered low density parity check error correction codes","display_name":"FPGA implementation of layered low density parity check error correction codes","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2725430724","doi":"https://doi.org/10.1109/siu.2017.7960719","mag":"2725430724"},"language":"en","primary_location":{"id":"doi:10.1109/siu.2017.7960719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2017.7960719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 25th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072222193","display_name":"Abdulsamet \u00c7a\u011flan","orcid":null},"institutions":[{"id":"https://openalex.org/I198068145","display_name":"Scientific and Technological Research Council of Turkey","ror":"https://ror.org/04w9kkr77","country_code":"TR","type":"government","lineage":["https://openalex.org/I198068145"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Abdulsamet Caglan","raw_affiliation_strings":["Ulusal Elektronik ve Kriptoloji Ara\u015ft\u0131rma Enstit\u00fcs\u00fc (UEKAE), T\u00dcB\u0130TAK, Gebze/Kocaeli, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Ulusal Elektronik ve Kriptoloji Ara\u015ft\u0131rma Enstit\u00fcs\u00fc (UEKAE), T\u00dcB\u0130TAK, Gebze/Kocaeli, T\u00fcrkiye","institution_ids":["https://openalex.org/I198068145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010996629","display_name":"Er\u015fen Balc\u0131soy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ersen Balcisoy","raw_affiliation_strings":["Tera-Hz Mikroelektronik, Ankara, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Tera-Hz Mikroelektronik, Ankara, T\u00fcrkiye","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049323478","display_name":"Emre Kirkaya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150808","display_name":"Ankara Y\u0131ld\u0131r\u0131m Beyaz\u0131t University","ror":"https://ror.org/05ryemn72","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210150808"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Emre Kirkaya","raw_affiliation_strings":["Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210150808"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023478061","display_name":"Gurbannazar Charyyev","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150808","display_name":"Ankara Y\u0131ld\u0131r\u0131m Beyaz\u0131t University","ror":"https://ror.org/05ryemn72","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210150808"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Gurbannazar Charyyev","raw_affiliation_strings":["Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210150808"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102832555","display_name":"Adem \u00c7i\u00e7ek","orcid":"https://orcid.org/0000-0002-7204-661X"},"institutions":[{"id":"https://openalex.org/I4210150808","display_name":"Ankara Y\u0131ld\u0131r\u0131m Beyaz\u0131t University","ror":"https://ror.org/05ryemn72","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210150808"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Adem Cicek","raw_affiliation_strings":["Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210150808"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014604276","display_name":"Enver \u00c7avu\u015f","orcid":"https://orcid.org/0000-0002-7203-9700"},"institutions":[{"id":"https://openalex.org/I4210150808","display_name":"Ankara Y\u0131ld\u0131r\u0131m Beyaz\u0131t University","ror":"https://ror.org/05ryemn72","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210150808"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Enver Cavus","raw_affiliation_strings":["Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Elektrik ve Elektronik M\u00fchendisli\u011fi B\u00f6l\u00fcm\u00fc, Y\u0131ld\u0131r\u0131m Beyaz\u0131t \u00dcniversitesi, Ankara, T\u00fcrkiye","institution_ids":["https://openalex.org/I4210150808"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5072222193"],"corresponding_institution_ids":["https://openalex.org/I198068145"],"apc_list":null,"apc_paid":null,"fwci":0.2187,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57117696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8251553773880005},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7956103086471558},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7894660234451294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172242999076843},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6061861515045166},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5459659099578857},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.518265962600708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43292921781539917},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3787476420402527},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34434956312179565}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8251553773880005},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7956103086471558},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7894660234451294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172242999076843},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6061861515045166},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5459659099578857},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.518265962600708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43292921781539917},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3787476420402527},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34434956312179565},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/siu.2017.7960719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/siu.2017.7960719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 25th Signal Processing and Communications Applications Conference (SIU)","raw_type":"proceedings-article"},{"id":"pmh:8a9ad85a-88f9-43b3-a801-5cfcf58d20cd","is_oa":false,"landing_page_url":"https://avesis.aybu.edu.tr/publication/details/8a9ad85a-88f9-43b3-a801-5cfcf58d20cd/oai","pdf_url":null,"source":{"id":"https://openalex.org/S7407055213","display_name":"AYBU AVESIS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1573665190","https://openalex.org/W2023047230","https://openalex.org/W2064102818","https://openalex.org/W2097988393","https://openalex.org/W2098741159","https://openalex.org/W2123530431","https://openalex.org/W2128850747","https://openalex.org/W2129804887","https://openalex.org/W2135764410","https://openalex.org/W2160400221","https://openalex.org/W2167632324","https://openalex.org/W2169245111","https://openalex.org/W2897841942","https://openalex.org/W4242135463","https://openalex.org/W6666703790","https://openalex.org/W6674906751","https://openalex.org/W6679377788","https://openalex.org/W6679403176","https://openalex.org/W6683699846"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2387264083","https://openalex.org/W2540393334","https://openalex.org/W2604877941","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2390885485"],"abstract_inverted_index":{"In":[0],"this":[1,58],"study,":[2],"Layered":[3,20],"Low":[4],"Density":[5],"Parity":[6],"Check":[7],"(LDPC)":[8],"Decoder":[9,22],"algorithm":[10,23],"in":[11,29,65,70],"Error":[12],"Correction":[13],"Codes":[14],"is":[15,24,35,47,52,63,73,84,93],"implemented":[16,85,94],"on":[17,86,95],"FPGA.":[18,90],"Firstly,":[19],"LDPC":[21],"designed":[25],"with":[26,75],"floating":[27],"point":[28,33,42,61],"MATLAB,":[30],"then":[31,79],"fixed":[32,60],"model":[34,51,77,83],"developed.":[36],"By":[37],"testing":[38],"Floating":[39],"and":[40,78,102],"Fixed":[41],"designs,":[43],"transmitted":[44],"information":[45],"that":[46,92],"deformed":[48],"by":[49,54],"AWGN":[50],"corrected":[53],"decoding":[55],"iteratively.":[56],"After":[57],"step,":[59],"design":[62,69],"modelled":[64],"Verilog":[66,71,81],"HDL.":[67],"The":[68],"HDL":[72,82],"matched":[74],"MATLAB":[76],"the":[80],"Xilinx":[87],"Virtex":[88],"7":[89],"Design":[91],"FPGA":[96],"has":[97],"280":[98],"MHz":[99],"clock":[100],"frequency":[101],"25.426":[103],"Mbps":[104],"data":[105],"speed.":[106]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}