{"id":"https://openalex.org/W2087013173","doi":"https://doi.org/10.1109/sips.2011.6088944","title":"Automatic synthesis of TTA processor networks from RVC-CAL dataflow programs","display_name":"Automatic synthesis of TTA processor networks from RVC-CAL dataflow programs","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2087013173","doi":"https://doi.org/10.1109/sips.2011.6088944","mag":"2087013173"},"language":"en","primary_location":{"id":"doi:10.1109/sips.2011.6088944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00717332","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077772076","display_name":"Jani Boutellier","orcid":"https://orcid.org/0000-0001-7606-3655"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"J. Boutellier","raw_affiliation_strings":["Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, University of Oulu, Finland","Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, FI-90014 University of Oulu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, University of Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]},{"raw_affiliation_string":"Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, FI-90014 University of Oulu","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036240267","display_name":"Olli S\u00edlven","orcid":"https://orcid.org/0000-0002-2661-804X"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"O. Silven","raw_affiliation_strings":["Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, University of Oulu, Finland","Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, FI-90014 University of Oulu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, University of Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]},{"raw_affiliation_string":"Computer Science and Engineering Laboratory, Department of Electrical and Information Engineering, FI-90014 University of Oulu","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013069980","display_name":"Micka\u00ebl Raulet","orcid":"https://orcid.org/0000-0002-9704-1612"},"institutions":[{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]},{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Raulet","raw_affiliation_strings":["IETR, INSA Rennes, Rennes, France","INSA Rennes, IETR, FR-35708 Rennes Cedex 7"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IETR, INSA Rennes, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"INSA Rennes, IETR, FR-35708 Rennes Cedex 7","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077772076"],"corresponding_institution_ids":["https://openalex.org/I98381234"],"apc_list":null,"apc_paid":null,"fwci":1.5456,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.839838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.975269079208374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8164923191070557},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6214563250541687},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5791414976119995},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5595657825469971},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5592369437217712},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5572190284729004},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.4853478968143463},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.48289990425109863},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44063472747802734},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42439335584640503},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41868460178375244},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37274643778800964},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3264482021331787},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.19667202234268188},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18345800042152405}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.975269079208374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8164923191070557},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6214563250541687},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5791414976119995},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5595657825469971},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5592369437217712},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5572190284729004},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.4853478968143463},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.48289990425109863},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44063472747802734},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42439335584640503},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41868460178375244},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37274643778800964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3264482021331787},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.19667202234268188},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18345800042152405},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/sips.2011.6088944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sips.2011.6088944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Workshop on Signal Processing Systems (SiPS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.593.1315","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.593.1315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/71/73/32/PDF/Template-5.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.654.1573","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.654.1573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://hal.archives-ouvertes.fr/file/index/docid/717332/filename/Template-5.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00717332v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00717332","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Signal Processing Systems (SiPS), 2011 IEEE Workshop on, Oct 2011, Beyrouth, Lebanon. pp.25 -30, ⟨10.1109/SiPS.2011.6088944⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00717332v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00717332","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Signal Processing Systems (SiPS), 2011 IEEE Workshop on, Oct 2011, Beyrouth, Lebanon. pp.25 -30, ⟨10.1109/SiPS.2011.6088944⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W1976110664","https://openalex.org/W2045226010","https://openalex.org/W2070211153","https://openalex.org/W2091158003","https://openalex.org/W2117678124","https://openalex.org/W2126773047","https://openalex.org/W2137465482","https://openalex.org/W2139874340","https://openalex.org/W2169756956"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W2070353846","https://openalex.org/W4236419692","https://openalex.org/W2126554043"],"abstract_inverted_index":{"The":[0,25,83,100,115],"RVC-CAL":[1,29,35,68,81],"dataflow":[2,36,69,113],"language":[3,14,40],"has":[4,121],"recently":[5],"become":[6],"standardized":[7],"through":[8],"its":[9],"use":[10],"as":[11],"the":[12,32,74,77,87,105,109,118],"official":[13],"of":[15,34,62,67,79,86,111,117],"Reconfigurable":[16],"Video":[17],"Coding":[18],"(RVC),":[19],"a":[20,95],"recent":[21],"standard":[22],"by":[23,124],"MPEG.":[24],"tools":[26,57,102],"developed":[27],"for":[28,47,93],"have":[30],"enabled":[31],"transformation":[33],"programs":[37],"into":[38,141],"C":[39],"and":[41,50],"VHDL":[42],"(among":[43],"others),":[44],"enabling":[45],"implementations":[46],"instruction":[48],"processors":[49,84,106],"HDL":[51],"synthesis.":[52],"This":[53,135],"paper":[54],"introduces":[55],"new":[56],"that":[58],"enable":[59,103],"automatic":[60],"creation":[61],"heterogeneous":[63,144],"multiprocessor":[64],"networks":[65],"out":[66],"programs.":[70],"Each":[71],"processor":[72],"in":[73],"network":[75],"performs":[76],"functionality":[78,116],"one":[80],"actor.":[82],"are":[85],"Transport":[88],"Triggered":[89],"Architecture":[90],"(TTA)":[91],"type,":[92],"which":[94],"complete":[96],"co-design":[97],"toolset":[98],"exists.":[99],"existing":[101],"customizing":[104],"according":[107],"to":[108,132],"requirements":[110],"individual":[112],"actors.":[114],"tool":[119],"chain":[120],"been":[122],"demonstrated":[123],"synthesizing":[125],"an":[126,133],"MPEG-4":[127],"Simple":[128],"Profile":[129],"video":[130],"decoder":[131,137],"FPGA.":[134],"particular":[136],"is":[138],"automatically":[139],"realized":[140],"21":[142],"tiny,":[143],"processors.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2026-04-29T09:16:38.111599","created_date":"2025-10-10T00:00:00"}