{"id":"https://openalex.org/W2216509856","doi":"https://doi.org/10.1109/samos.2015.7363670","title":"A high-level DRAM timing, power and area exploration tool","display_name":"A high-level DRAM timing, power and area exploration tool","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W2216509856","doi":"https://doi.org/10.1109/samos.2015.7363670","mag":"2216509856"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2015.7363670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054027510","display_name":"Omar Naji","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Omar Naji","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090870819","display_name":"Christian Weis","orcid":"https://orcid.org/0000-0002-4152-0200"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Weis","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010135168","display_name":"Matthias Jung","orcid":"https://orcid.org/0000-0003-0036-2143"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Jung","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Wehn","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045491281","display_name":"Andreas Hansson","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andreas Hansson","raw_affiliation_strings":["ARM Ltd., Cambridge, United Kingdom"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, United Kingdom","institution_ids":["https://openalex.org/I2801109035"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054027510"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":3.9439,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.93837947,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12238","display_name":"Green IT and Sustainability","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.935554027557373},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.7435500621795654},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7334332466125488},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.666642427444458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6613858938217163},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6056127548217773},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4620231091976166},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2714279890060425},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.21943077445030212},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08442863821983337}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.935554027557373},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.7435500621795654},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7334332466125488},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.666642427444458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6613858938217163},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6056127548217773},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4620231091976166},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2714279890060425},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.21943077445030212},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08442863821983337},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2015.7363670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W42114374","https://openalex.org/W1515422725","https://openalex.org/W1969423394","https://openalex.org/W1980891674","https://openalex.org/W2017525960","https://openalex.org/W2038212693","https://openalex.org/W2039742886","https://openalex.org/W2040681711","https://openalex.org/W2058539177","https://openalex.org/W2095867783","https://openalex.org/W2100516830","https://openalex.org/W2147657366","https://openalex.org/W2150909864","https://openalex.org/W2161264993","https://openalex.org/W2162639668","https://openalex.org/W2164586147","https://openalex.org/W3103339143","https://openalex.org/W3146763006","https://openalex.org/W4253150581","https://openalex.org/W6682164510"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W3140615508","https://openalex.org/W4291214134","https://openalex.org/W2912837441","https://openalex.org/W2029945810","https://openalex.org/W1954780666"],"abstract_inverted_index":{"In":[0,98],"systems":[1],"ranging":[2],"from":[3,122],"mobile":[4],"devices":[5],"to":[6,126,146,203,216],"servers,":[7],"DRAM":[8,38,59,74,80,108,118,128,149,169,189,194,199,221],"has":[9],"a":[10,17,64,76,84,89,94,183,192],"big":[11],"impact":[12,57],"on":[13,33,178],"performance":[14,26,179,195],"and":[15,27,46,79,83,130,155,173,180,197],"contributes":[16],"significant":[18],"part":[19],"of":[20,29,36,42,58,72,162,168,176,182],"the":[21,30,34,37,40,43,47,52,56,73,117,127,132,160,166,174],"total":[22],"consumed":[23],"power.":[24],"The":[25],"power":[28,81,181],"system":[31,91,136,140],"depends":[32],"architecture":[35],"chip,":[39],"design":[41,60,190],"memory":[44,53],"controller":[45,78],"access":[48],"patterns":[49],"received":[50],"by":[51,131,164],"controller.":[54],"Evaluating":[55],"decisions":[61],"therefore":[62],"requires":[63,88],"holistic":[65],"approach":[66],"that":[67],"includes":[68],"an":[69,104],"appropriate":[70],"model":[71],"bank,":[75],"realistic":[77],"model,":[82],"representative":[85],"workload":[86],"which":[87,224],"full":[90,135],"simulator,":[92],"running":[93],"complete":[95],"software":[96],"stack.":[97],"this":[99],"paper,":[100],"we":[101,115,138,209],"introduce":[102],"DRAMSpec,":[103],"open":[105],"source":[106],"high-level":[107],"bank":[109,129],"modeling":[110,119],"tool.":[111],"As":[112],"major":[113],"contribution,":[114],"move":[116],"abstraction":[120],"level":[121,125],"detailed":[123],"circuit":[124],"integration":[133],"in":[134,218],"simulators":[137],"allow":[139],"or":[141],"processor":[142],"designers":[143],"(non-DRAM":[144],"experts)":[145],"tune":[147],"future":[148],"architectures":[150,222],"for":[151,223],"their":[152],"target":[153],"applications":[154],"use":[156],"cases.":[157],"We":[158],"demonstrate":[159,210],"merits":[161],"DRAMSpec":[163],"exploring":[165],"influence":[167],"row":[170],"buffer":[171],"size":[172],"number":[175],"banks":[177],"server":[184],"application":[185],"(memcached).":[186],"Our":[187],"new":[188],"offers":[191],"16%":[193],"improvement":[196],"13%":[198],"energy":[200],"saving":[201],"compared":[202],"standard":[204],"comodity":[205],"DDR3":[206],"devices.":[207],"Additionally,":[208],"how":[211],"our":[212],"tool":[213],"is":[214],"able":[215],"aid":[217],"evaluating":[219],"novel":[220],"no":[225],"datasheets":[226],"are":[227],"available.":[228]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}