{"id":"https://openalex.org/W2196986455","doi":"https://doi.org/10.1109/samos.2015.7363656","title":"High-level synthesizable dataflow MapReduce accelerator for FPGA-coupled data centers","display_name":"High-level synthesizable dataflow MapReduce accelerator for FPGA-coupled data centers","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W2196986455","doi":"https://doi.org/10.1109/samos.2015.7363656","mag":"2196986455"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2015.7363656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055307805","display_name":"Dionysios Diamantopoulos","orcid":"https://orcid.org/0000-0003-2979-5946"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Dionysios Diamantopoulos","raw_affiliation_strings":["School of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105515446","display_name":"Christoforos Kachris","orcid":"https://orcid.org/0000-0003-0818-1902"},"institutions":[{"id":"https://openalex.org/I4210162098","display_name":"Athens Information Technology","ror":"https://ror.org/05eqt7s39","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210162098"]},{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christoforos Kachris","raw_affiliation_strings":["Athens Information Technology (AIT)","Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Athens Information Technology (AIT)","institution_ids":["https://openalex.org/I4210162098"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055307805"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89898171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"26","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8700236678123474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.855971097946167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6276365518569946},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5284476280212402},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5113264918327332},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.503973662853241},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4873524606227875},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4817631244659424},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4591914713382721},{"id":"https://openalex.org/keywords/big-data","display_name":"Big data","score":0.44843241572380066},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44703686237335205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4398077428340912},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.194169282913208},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10921666026115417}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8700236678123474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.855971097946167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6276365518569946},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5284476280212402},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5113264918327332},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.503973662853241},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4873524606227875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4817631244659424},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4591914713382721},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.44843241572380066},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44703686237335205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4398077428340912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.194169282913208},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10921666026115417}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2015.7363656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W177634618","https://openalex.org/W1976417857","https://openalex.org/W1982565841","https://openalex.org/W2023114167","https://openalex.org/W2034776000","https://openalex.org/W2043915943","https://openalex.org/W2044936152","https://openalex.org/W2104644701","https://openalex.org/W2129817042","https://openalex.org/W2133156997","https://openalex.org/W2133797469","https://openalex.org/W2173213060","https://openalex.org/W2263705465","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W4281926497","https://openalex.org/W2890557332","https://openalex.org/W3048824278","https://openalex.org/W2461217932","https://openalex.org/W2077629192","https://openalex.org/W2269990635","https://openalex.org/W3206653210"],"abstract_inverted_index":{"Manipulating":[0],"big-data":[1],"entries":[2],"of":[3,34,48,71,98,115,122,160,205],"emerging":[4],"server":[5],"workloads":[6],"requires":[7],"a":[8,25,80,135,139,167,181,211],"design":[9],"paradigm":[10],"shift":[11],"towards":[12],"more":[13],"aggressive":[14],"system-level":[15,169],"architecture":[16,174],"solutions.":[17],"From":[18],"software":[19],"perspective,":[20],"the":[21,32,46,53,67,96,113,119,187],"MapReduce":[22,83,145,199],"framework":[23],"is":[24,175],"prominent":[26],"parallel":[27],"data":[28,35,49,63,90],"processing":[29,47,97,132],"tool":[30],"as":[31,166],"volume":[33],"to":[36,44,66,89,112,126,142,180,193,210],"analyze":[37],"grows":[38],"rapidly.":[39],"FPGAs":[40,57],"can":[41,86,94,190],"be":[42,87],"used":[43],"accelerate":[45],"and":[50,92,107,178,184],"reduce":[51],"significantly":[52],"power":[54],"consumption.":[55],"However,":[56],"have":[58],"not":[59],"been":[60],"deployed":[61],"in":[62,198],"centers":[64,91],"due":[65,111],"high":[68,108],"programming":[69,109],"complexity":[70],"hardware.":[72],"In":[73,147],"this":[74,148],"paper":[75],"we":[76,150],"present":[77],"HLSMapReduceFlow,":[78],"i.e.":[79],"novel":[81],"reconfigurable":[82],"accelerator":[84],"that":[85,186],"scaled-up":[88],"it":[93],"speedup":[95],"Map":[99],"computation":[100],"kernels,":[101],"while":[102,201],"promising":[103],"minimum":[104],"energy":[105],"footprint":[106],"efficiency":[110],"use":[114],"HLS.":[116],"We":[117],"propose":[118],"complete":[120],"decoupling":[121],"MapReduce's":[123],"tasks":[124],"data-paths":[125],"distinct":[127],"buses,":[128],"accessed":[129],"from":[130],"individual":[131],"engines.":[133],"Such":[134],"dataflow":[136],"approach":[137],"implies":[138],"holistic":[140],"C/C++":[141],"RTL":[143],"domain-level":[144],"transition.":[146],"work,":[149],"further":[151],"extent":[152],"HLS":[153,161],"tools,":[154],"with":[155],"systematic":[156],"source-to-source":[157],"code":[158],"annotation":[159],"optimization":[162],"directives,":[163],"by":[164],"adding":[165],"state-of-art":[168],"implementation":[170],"toolflow.":[171],"The":[172],"proposed":[173,188],"implemented,":[176],"mapped":[177],"evaluated":[179],"Virtex-7":[182],"FPGA":[183],"shows":[185],"scheme":[189],"achieve":[191],"up":[192],"4.3\u00d7":[194],"overall":[195],"throughput":[196],"improvement":[197],"applications,":[200],"offering":[202],"two":[203],"orders":[204],"magnitude":[206],"power/energy":[207],"improvements":[208],"compared":[209],"high-end":[212],"multi-core":[213],"processor.":[214]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}