{"id":"https://openalex.org/W2756776627","doi":"https://doi.org/10.1109/rtcsa.2017.8046315","title":"Using a polymorphic VLIW processor to improve schedulability and performance for mixed-criticality systems","display_name":"Using a polymorphic VLIW processor to improve schedulability and performance for mixed-criticality systems","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2756776627","doi":"https://doi.org/10.1109/rtcsa.2017.8046315","mag":"2756776627"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa.2017.8046315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2017.8046315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017425205","display_name":"Joost Hoozemans","orcid":"https://orcid.org/0000-0001-8600-5299"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Joost Hoozemans","raw_affiliation_strings":["Computer Engineering Lab, Delft University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024562912","display_name":"Jeroen van Straten","orcid":"https://orcid.org/0000-0002-5610-2511"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jeroen van Straten","raw_affiliation_strings":["Computer Engineering Lab, Delft University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036463224","display_name":"Stephan Wong","orcid":"https://orcid.org/0000-0003-3521-2612"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Stephan Wong","raw_affiliation_strings":["Computer Engineering Lab, Delft University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab, Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.4623,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6298088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8547465801239014},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7372682690620422},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.517941415309906},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48963505029678345},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.47583985328674316},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.474601686000824},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.45869630575180054},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42884787917137146},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41983354091644287},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.411687970161438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3484877049922943},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23889702558517456}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8547465801239014},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7372682690620422},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.517941415309906},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48963505029678345},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.47583985328674316},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.474601686000824},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.45869630575180054},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42884787917137146},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41983354091644287},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.411687970161438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3484877049922943},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23889702558517456}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa.2017.8046315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2017.8046315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W207840942","https://openalex.org/W1490174819","https://openalex.org/W1986465830","https://openalex.org/W1991659074","https://openalex.org/W2017204313","https://openalex.org/W2033576476","https://openalex.org/W2047836570","https://openalex.org/W2056830486","https://openalex.org/W2063301303","https://openalex.org/W2065221974","https://openalex.org/W2066240774","https://openalex.org/W2069195425","https://openalex.org/W2093994565","https://openalex.org/W2100582205","https://openalex.org/W2137784941","https://openalex.org/W2156983394","https://openalex.org/W2170091282","https://openalex.org/W2279636614","https://openalex.org/W2593142409","https://openalex.org/W3213104937","https://openalex.org/W4234680438","https://openalex.org/W4285719527","https://openalex.org/W6608479886"],"related_works":["https://openalex.org/W2157208020","https://openalex.org/W4235677263","https://openalex.org/W2381374827","https://openalex.org/W2109440006","https://openalex.org/W2069983230","https://openalex.org/W2140714142","https://openalex.org/W2562747857","https://openalex.org/W1916582918","https://openalex.org/W1595275176","https://openalex.org/W2515308961"],"abstract_inverted_index":{"As":[0],"embedded":[1],"systems":[2],"are":[3,13,24,231],"faced":[4,25],"with":[5,26,142,183,214],"ever":[6],"more":[7,11],"demanding":[8],"workloads":[9],"and":[10,72,75,124,176,224],"tasks":[12,71,79],"being":[14],"consolidated":[15],"onto":[16],"a":[17,59,62,88,100,165,193,198,204,210],"smaller":[18],"number":[19,217],"of":[20,29,41,167,191,218],"microcontrollers,":[21],"system":[22],"designers":[23],"opposing":[27],"requirements":[28],"increasing":[30],"performance":[31,68,120,159],"while":[32],"retaining":[33],"real-time":[34],"analyzability.":[35],"For":[36],"example,":[37],"one":[38,112],"can":[39,65,92,125,140,157],"think":[40],"the":[42,108,172,189,236],"following":[43],"performance-enhancing":[44],"techniques:":[45],"caches,":[46],"branch":[47],"prediction,":[48],"out-of-order":[49],"(OoO)":[50],"superscalar":[51,199],"processing,":[52],"simultaneous":[53],"multi-threading":[54],"(SMT).":[55],"Clearly,":[56],"there":[57],"is":[58,180],"need":[60],"for":[61,69,77,233,235],"platform":[63,156,213],"that":[64,153,179,187],"deliver":[66],"high":[67],"non-critical":[70],"full":[73,119],"analyzability":[74],"predictability":[76],"critical":[78],"(mixed-criticality":[80],"systems).":[81],"In":[82,148],"this":[83,149,154],"paper,":[84],"we":[85,151,202],"demonstrate":[86],"how":[87],"polymorphic":[89],"VLIW":[90],"processor":[91,195],"satisfy":[93],"these":[94],"seemingly":[95],"contradicting":[96],"goals":[97],"by":[98],"allowing":[99],"schedule":[101],"to":[102,111,135],"dynamically,":[103],"i.e.,":[104],"at":[105],"run-time,":[106],"distribute":[107],"computing":[109],"resources":[110],"or":[113],"multiple":[114,127],"threads.":[115],"The":[116],"core":[117],"provides":[118,177],"isolation":[121],"between":[122,137],"threads":[123],"keep":[126],"task":[128],"contexts":[129],"in":[130,207],"hardware":[131],"(virtual":[132],"processors,":[133],"similar":[134],"SMT)":[136],"which":[138],"it":[139],"switch":[141],"minimal":[143],"penalty":[144],"(a":[145],"pipeline":[146],"flush).":[147],"work,":[150],"show":[152],"dynamic":[155,194],"improve":[158],"over":[160,209],"current":[161],"predictable":[162],"processors":[163],"(by":[164],"factor":[166],"5":[168],"on":[169,181,197],"average":[170],"using":[171],"highest":[173],"performing":[174],"configuration),":[175],"schedulability":[178,208],"par":[182],"an":[184,215],"earlier":[185],"study":[186],"explored":[188],"concept":[190],"creating":[192],"based":[196],"architecture.":[200],"Furthermore,":[201],"measured":[203],"15%":[205],"improvement":[206],"heterogeneous":[211],"multi-core":[212],"equal":[216],"datapaths.":[219],"Finally,":[220],"our":[221],"VHDL":[222],"design":[223],"tools":[225],"(including":[226],"compiler,":[227],"simulator,":[228],"libraries":[229],"etc.)":[230],"available":[232],"download":[234],"academic":[237],"community.":[238]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}