{"id":"https://openalex.org/W2049893927","doi":"https://doi.org/10.1109/rtcsa.2014.6910528","title":"A task-level superscalar microarchitecture for large scale chip multiprocessors","display_name":"A task-level superscalar microarchitecture for large scale chip multiprocessors","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2049893927","doi":"https://doi.org/10.1109/rtcsa.2014.6910528","mag":"2049893927"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa.2014.6910528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2014.6910528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102169718","display_name":"Jianqing Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianqing Xiao","raw_affiliation_strings":["Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111752255","display_name":"Pengwei Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengwei Lv","raw_affiliation_strings":["Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086507522","display_name":"Mian Lou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mian Lou","raw_affiliation_strings":["Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047778456","display_name":"Xunying Zhang","orcid":"https://orcid.org/0009-0009-2242-9565"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xunying Zhang","raw_affiliation_strings":["Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100945007","display_name":"Shen Xu-bang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xubang Shen","raw_affiliation_strings":["Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, Xi'an, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Department of Computer Research and Development, Xi'an Microelectronics Technology Institute, China","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102169718"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11140678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8910101056098938},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6574100255966187},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6344878077507019},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6229808926582336},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.6041092872619629},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5835427045822144},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.551962673664093},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.549152135848999},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4859848916530609},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.480841726064682},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.46726077795028687},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4600093364715576},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44098547101020813},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.317352294921875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16065067052841187},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10249209403991699}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8910101056098938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6574100255966187},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6344878077507019},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6229808926582336},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.6041092872619629},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5835427045822144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.551962673664093},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.549152135848999},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4859848916530609},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.480841726064682},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.46726077795028687},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4600093364715576},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44098547101020813},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.317352294921875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16065067052841187},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10249209403991699},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa.2014.6910528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa.2014.6910528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W138962311","https://openalex.org/W1487500788","https://openalex.org/W1510808677","https://openalex.org/W1533763409","https://openalex.org/W1968939070","https://openalex.org/W2029171059","https://openalex.org/W2032401773","https://openalex.org/W2050432237","https://openalex.org/W2107194324","https://openalex.org/W2121082877","https://openalex.org/W2125114475","https://openalex.org/W2128928939","https://openalex.org/W2151994818","https://openalex.org/W2165904264","https://openalex.org/W2296006986","https://openalex.org/W2763248686","https://openalex.org/W3145506805","https://openalex.org/W4245607618","https://openalex.org/W4250273581","https://openalex.org/W4251852027","https://openalex.org/W6605549413","https://openalex.org/W6632112847"],"related_works":["https://openalex.org/W3081116756","https://openalex.org/W4250432526","https://openalex.org/W2026084820","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2562747857","https://openalex.org/W2133675875","https://openalex.org/W2148099609","https://openalex.org/W2101366948","https://openalex.org/W2164949942"],"abstract_inverted_index":{"The":[0,91],"complexity":[1],"of":[2,38,61],"explicit":[3],"parallel":[4],"programming":[5,20],"greatly":[6],"limits":[7],"programmers":[8],"to":[9,101],"achieve":[10],"further":[11],"performance":[12,124],"gain":[13],"in":[14,80],"chip-multiprocessors":[15],"(CMPs).":[16],"To":[17],"simplify":[18],"software":[19,128],"for":[21,50],"large":[22],"scale":[23,99],"CMPs,":[24],"we":[25],"present":[26],"a":[27,44,62,84,106,113],"task-level":[28,58],"superscalar":[29,59,86],"microarchitecture":[30],"which":[31],"acts":[32],"as":[33],"the":[34,39,81,127],"Control":[35],"Processor":[36],"(CP)":[37],"Multi-Level":[40],"Computing":[41],"Architecture":[42],"(MLCA),":[43],"novel":[45],"multicore":[46],"architecture":[47],"especially":[48],"targeted":[49],"embedded":[51],"multimedia":[52],"and":[53,66,75,120],"streaming":[54],"application":[55],"systems.":[56],"This":[57],"consists":[60],"ten-stage":[63],"task":[64,116],"pipeline":[65],"exploits":[67,88],"parallelism":[68],"among":[69],"tasks":[70],"by":[71],"hardware":[72],"register":[73],"renaming":[74],"out-of-order":[76],"execution":[77],"techniques,":[78],"much":[79,114],"same":[82],"way":[83],"traditional":[85],"processor":[87],"instruction-level":[89],"parallelism.":[90],"experimental":[92],"results":[93],"show":[94],"that":[95],"our":[96],"design":[97],"can":[98],"up":[100],"256":[102],"processors":[103],"while":[104],"maintaing":[105],"relatively":[107],"low":[108],"resource":[109],"overhead,":[110],"finally":[111],"achieving":[112],"faster":[115],"dependency":[117],"decode":[118],"rate":[119],"naturally":[121],"more":[122],"notable":[123],"speedup":[125],"than":[126],"runtime.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}