{"id":"https://openalex.org/W2041358365","doi":"https://doi.org/10.1109/rtas.2010.36","title":"DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling","display_name":"DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2041358365","doi":"https://doi.org/10.1109/rtas.2010.36","mag":"2041358365"},"language":"en","primary_location":{"id":"doi:10.1109/rtas.2010.36","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2010.36","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052833150","display_name":"Sangyeol Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sangyeol Kang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108368912","display_name":"Alexander G. Dean","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander G. Dean","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052833150"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":1.5161,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83517812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8535544872283936},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6099045276641846},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6058361530303955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5934056639671326},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5623182654380798},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5420502424240112},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5113405585289001},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.5070469379425049},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.4717436730861664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4713553786277771},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.4172343909740448},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3851424753665924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25276342034339905},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25265640020370483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8535544872283936},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6099045276641846},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6058361530303955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5934056639671326},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5623182654380798},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5420502424240112},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5113405585289001},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.5070469379425049},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.4717436730861664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4713553786277771},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.4172343909740448},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3851424753665924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25276342034339905},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25265640020370483},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/rtas.2010.36","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtas.2010.36","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.460.7796","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.460.7796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cesr.ncsu.edu/agdean/MARTS/RTAS10-DARTS-2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320310013","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1985515302","https://openalex.org/W1989831720","https://openalex.org/W1993700358","https://openalex.org/W2006053872","https://openalex.org/W2011874983","https://openalex.org/W2056541597","https://openalex.org/W2061650414","https://openalex.org/W2086329118","https://openalex.org/W2086807722","https://openalex.org/W2094247811","https://openalex.org/W2098582452","https://openalex.org/W2099095138","https://openalex.org/W2100209834","https://openalex.org/W2102982164","https://openalex.org/W2123470671","https://openalex.org/W2135974246","https://openalex.org/W2143348024","https://openalex.org/W2144344516","https://openalex.org/W2154632001","https://openalex.org/W2161147079","https://openalex.org/W2163270257","https://openalex.org/W2167631583","https://openalex.org/W2169142010","https://openalex.org/W2171518785","https://openalex.org/W2521585168","https://openalex.org/W4231462625","https://openalex.org/W4240931809","https://openalex.org/W6672089744","https://openalex.org/W6727163668"],"related_works":["https://openalex.org/W1515433387","https://openalex.org/W1484796814","https://openalex.org/W2507397068","https://openalex.org/W1663166257","https://openalex.org/W2339849594","https://openalex.org/W2189464748","https://openalex.org/W2144864494","https://openalex.org/W2108166217","https://openalex.org/W4313173655","https://openalex.org/W2169086742"],"abstract_inverted_index":{"Hardware-managed":[0],"caches":[1],"introduce":[2],"large":[3],"amounts":[4],"of":[5,40,77,91,154,180,208,212,228,232],"timing":[6,28],"variability,":[7],"complicating":[8],"real-time":[9,52],"system":[10,17,23],"design.":[11],"One":[12],"alternative":[13],"is":[14,183],"a":[15,63,67,140,151,172],"memory":[16,72,79,113,217],"with":[18,45,81,237],"scratchpad":[19,43,216],"memories":[20],"which":[21,36,105],"improve":[22,199],"performance":[24,125,166,210,230],"while":[25],"eliminating":[26],"such":[27],"variability.":[29],"Prior":[30],"work":[31],"introduced":[32],"the":[33,99,118,124,133,157,177,189,209,229,233],"DARTS":[34,128],"approach,":[35],"combines":[37],"static":[38,107],"allocation":[39,76],"data":[41],"into":[42],"memories,":[44],"task":[46,182,200],"scheduling":[47],"for":[48],"preemptive":[49],"multi-threaded,":[50],"hard":[51],"embedded":[53],"systems.This":[54],"study":[55],"offers":[56],"several":[57],"significant":[58],"contributions.":[59],"First,":[60],"it":[61,97,122],"introduces":[62,98],"method":[64],"to":[65,186,203,206],"split":[66],"stack":[68],"frame":[69],"across":[70,111],"multiple":[71,112],"units,":[73],"offering":[74],"fine-grain":[75],"automatic":[78,109],"variables":[80,110],"very":[82],"low":[83],"run-time":[84],"overhead.":[85],"This":[86,146],"enables":[87],"more":[88],"effective":[89],"use":[90],"fast":[92],"memory,":[93],"improving":[94],"run-times.":[95],"Second,":[96],"completed":[100],"tool-chain":[101],"based":[102],"on":[103,136,225],"DARTS,":[104],"reallocates":[106],"and":[108,115,170],"banks":[114],"now":[116],"targets":[117],"ARM7":[119],"architecture.":[120],"Third,":[121],"evaluates":[123],"improvement":[126,211],"from":[127,132,188],"using":[129],"experimental":[130,148],"results":[131],"code":[134],"running":[135],"real":[137,173],"hardware":[138],"in":[139,156],"preemptively":[141],"scheduled":[142],"RTOS-based":[143],"multi-tasking":[144],"environment.":[145],"hands-on":[147],"approach":[149],"ensures":[150],"high":[152],"level":[153],"confidence":[155],"results;":[158],"previous":[159],"studies":[160],"have":[161],"generally":[162],"stopped":[163],"at":[164],"estimating":[165],"rather":[167],"than":[168],"building":[169],"measuring":[171],"implementation.In":[174],"our":[175,197,222],"experiments":[176],"execution":[178,201],"time":[179,202],"each":[181],"reduced":[184],"up":[185],"24%":[187],"baseline":[190],"external":[191],"SRAM":[192],"configurations.":[193],"We":[194],"show":[195],"that":[196],"methods":[198],"achieve":[204],"37%":[205],"99%":[207],"an":[213],"ideal":[214],"unlimited-capacity":[215],"system.":[218],"Finally,":[219],"we":[220],"find":[221],"allocations":[223],"provide":[224],"average":[226],"2/3":[227],"enhancement":[231],"equivalently-sized":[234],"cache":[235],"yet":[236],"easily-predicted":[238],"performance.":[239]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}