{"id":"https://openalex.org/W2750487835","doi":"https://doi.org/10.1109/recosoc.2017.8016158","title":"Characterization and optimization of behavioral hardware accelerators in heterogeneous MPSoCs","display_name":"Characterization and optimization of behavioral hardware accelerators in heterogeneous MPSoCs","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2750487835","doi":"https://doi.org/10.1109/recosoc.2017.8016158","mag":"2750487835"},"language":"en","primary_location":{"id":"doi:10.1109/recosoc.2017.8016158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2017.8016158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://oa.upm.es/51100/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043064405","display_name":"Yidi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Yidi Liu","raw_affiliation_strings":["Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hong Kong","institution_ids":["https://openalex.org/I14243506"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066192828","display_name":"M\u00f3nica Villaverde","orcid":"https://orcid.org/0000-0002-3496-4268"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Monica Villaverde","raw_affiliation_strings":["Centro del Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro del Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067101787","display_name":"F\u00e9lix Moreno","orcid":"https://orcid.org/0000-0001-8653-3198"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Felix Moreno","raw_affiliation_strings":["Centro del Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro del Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043064405"],"corresponding_institution_ids":["https://openalex.org/I14243506"],"apc_list":null,"apc_paid":null,"fwci":0.2316,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51399931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8046256303787231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7146891355514526},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6689854264259338},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.665070116519928},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.5585746169090271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4899231791496277},{"id":"https://openalex.org/keywords/pareto-analysis","display_name":"Pareto analysis","score":0.4829349219799042},{"id":"https://openalex.org/keywords/pareto-optimal","display_name":"Pareto optimal","score":0.46927228569984436},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4624031186103821},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4461353123188019},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.43354532122612},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.40900087356567383},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3764346241950989},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3534258008003235},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.313370943069458},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25120165944099426},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.15450525283813477},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12568265199661255},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09335300326347351}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8046256303787231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7146891355514526},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6689854264259338},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.665070116519928},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.5585746169090271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4899231791496277},{"id":"https://openalex.org/C118127601","wikidata":"https://www.wikidata.org/wiki/Q3797610","display_name":"Pareto analysis","level":3,"score":0.4829349219799042},{"id":"https://openalex.org/C2986314615","wikidata":"https://www.wikidata.org/wiki/Q36829","display_name":"Pareto optimal","level":3,"score":0.46927228569984436},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4624031186103821},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4461353123188019},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.43354532122612},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.40900087356567383},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3764346241950989},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3534258008003235},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.313370943069458},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25120165944099426},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.15450525283813477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12568265199661255},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09335300326347351},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/recosoc.2017.8016158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/recosoc.2017.8016158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:ira.lib.polyu.edu.hk:10397/74206","is_oa":false,"landing_page_url":"http://hdl.handle.net/10397/74206","pdf_url":null,"source":{"id":"https://openalex.org/S4306400205","display_name":"PolyU Institutional Research Archive (Hong Kong Polytechnic University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I14243506","host_organization_name":"Hong Kong Polytechnic University","host_organization_lineage":["https://openalex.org/I14243506"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"},{"id":"pmh:oai:oa.upm.es:51100","is_oa":true,"landing_page_url":"http://oa.upm.es/51100/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2017) : Proceedings | 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2017) | 12-14 July 2017 | Madrid (Spain)","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:oa.upm.es:51100","is_oa":true,"landing_page_url":"http://oa.upm.es/51100/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2017) : Proceedings | 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2017) | 12-14 July 2017 | Madrid (Spain)","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322138","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1490783972","https://openalex.org/W1522250664","https://openalex.org/W1569753066","https://openalex.org/W1732210391","https://openalex.org/W1991849527","https://openalex.org/W2013668501","https://openalex.org/W2034270503","https://openalex.org/W2044235194","https://openalex.org/W2090146827","https://openalex.org/W2104225326","https://openalex.org/W2104493335","https://openalex.org/W2112281596","https://openalex.org/W2122195073","https://openalex.org/W2125015761","https://openalex.org/W2126105956","https://openalex.org/W2144133815","https://openalex.org/W2151676061","https://openalex.org/W2154635391","https://openalex.org/W2163479900","https://openalex.org/W2165099691","https://openalex.org/W2169150396","https://openalex.org/W2293604520","https://openalex.org/W2296236528","https://openalex.org/W3141428879","https://openalex.org/W3148341734","https://openalex.org/W4247913514","https://openalex.org/W4250690514","https://openalex.org/W6631155369","https://openalex.org/W6637906721","https://openalex.org/W6696940909"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W1973069902","https://openalex.org/W2269990635","https://openalex.org/W2169248084","https://openalex.org/W211156700","https://openalex.org/W3013057549","https://openalex.org/W2906427691","https://openalex.org/W2507786429","https://openalex.org/W4285464654","https://openalex.org/W2750487835"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,45,60],"method":[4,112],"to":[5,58,98,125,131],"characterize":[6],"and":[7,79,104,128],"optimize":[8],"hardware":[9],"accelerators":[10],"(HWaccs)":[11],"given":[12],"as":[13,18],"Behavioral":[14],"IPs":[15],"(BIPs)":[16],"mapped":[17],"loosely":[19],"coupled":[20],"HWaccs":[21],"in":[22],"heterogenous":[23],"MPSoCs.":[24],"The":[25,36],"proposed":[26,89,111],"HWacc":[27],"exploration":[28],"flow":[29],"is":[30],"composed":[31],"of":[32,55,63,94,117],"two":[33],"main":[34],"stages.":[35],"first":[37],"stage":[38],"characterizes":[39],"each":[40,54],"BIPs":[41,57],"individually":[42],"by":[43,69],"performing":[44],"High-Level":[46],"Synthesis":[47],"(HLS)":[48],"Design":[49],"Space":[50],"Exploration":[51],"(DSE)":[52],"on":[53],"the":[56,71,100],"obtain":[59],"trade-off":[61],"curve":[62],"Pareto-optimal":[64,77],"designs.":[65],"It":[66],"then":[67],"continues":[68],"exploring":[70],"system-level":[72,90],"design":[73],"space":[74,102],"using":[75],"these":[76],"designs":[78],"finding":[80],"configurations":[81],"with":[82,123,129],"unique":[83],"area":[84],"vs.":[85],"performance":[86],"trade-offs.":[87],"Our":[88],"explorer":[91],"makes":[92],"use":[93],"cycle-accurate":[95],"simulation":[96],"models":[97],"explore":[99],"search":[101],"fast":[103],"accurately.":[105],"Experimental":[106],"results":[107],"show":[108],"that":[109],"our":[110],"works":[113],"well":[114],"for":[115],"MPSoCs":[116],"different":[118],"sizes":[119],"ranging":[120],"from":[121],"systems":[122],"1":[124],"4":[126],"masters":[127],"3":[130],"7":[132],"HWaccs.":[133]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}