{"id":"https://openalex.org/W3006211217","doi":"https://doi.org/10.1109/reconfig48160.2019.8994806","title":"Cycle-Accurate Debugging of Multi-clock Reconfigurable Systems","display_name":"Cycle-Accurate Debugging of Multi-clock Reconfigurable Systems","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3006211217","doi":"https://doi.org/10.1109/reconfig48160.2019.8994806","mag":"3006211217"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003426555","display_name":"Habib ul Hasan Khan","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Habib ul Hasan Khan","raw_affiliation_strings":["Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","Technische Universität Dresden (TUD),Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universität Dresden (TUD),Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027620196","display_name":"G\u00f6khan Akg\u00fcn","orcid":"https://orcid.org/0000-0001-9901-7889"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gokhan Akgun","raw_affiliation_strings":["Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","Technische Universität Dresden (TUD),Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universität Dresden (TUD),Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044176512","display_name":"Ariel Podlubne","orcid":"https://orcid.org/0000-0002-6868-7414"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ariel Podlubne","raw_affiliation_strings":["Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","Technische Universität Dresden (TUD),Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universität Dresden (TUD),Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033668607","display_name":"Felix Wegener","orcid":null},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]},{"id":"https://openalex.org/I2799784675","display_name":"University Hospitals of the Ruhr-University of Bochum","ror":"https://ror.org/03zcpvf19","country_code":"DE","type":"healthcare","lineage":["https://openalex.org/I2799784675"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Felix Wegener","raw_affiliation_strings":["Ruhr University Bochum (RUB), Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr University Bochum (RUB), Bochum, Germany","institution_ids":["https://openalex.org/I2799784675","https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012815811","display_name":"Amir Moradi","orcid":"https://orcid.org/0000-0002-4032-7433"},"institutions":[{"id":"https://openalex.org/I2799784675","display_name":"University Hospitals of the Ruhr-University of Bochum","ror":"https://ror.org/03zcpvf19","country_code":"DE","type":"healthcare","lineage":["https://openalex.org/I2799784675"]},{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Amir Moradi","raw_affiliation_strings":["Ruhr University Bochum (RUB), Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Ruhr University Bochum (RUB), Bochum, Germany","institution_ids":["https://openalex.org/I2799784675","https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana Gohringer","raw_affiliation_strings":["Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","Technische Universität Dresden (TUD),Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden (TUD), Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Technische Universität Dresden (TUD),Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003426555"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20727889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9023295640945435},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7888773083686829},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7666679620742798},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6770919561386108},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5749828815460205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5650796294212341},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.48886507749557495},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4714456796646118},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4648159444332123},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.462721049785614},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4589274227619171},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.38946741819381714},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36808711290359497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3278088867664337},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27629178762435913},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2708607017993927},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.14465489983558655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13417339324951172},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08070310950279236}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9023295640945435},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888773083686829},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7666679620742798},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6770919561386108},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5749828815460205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5650796294212341},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.48886507749557495},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4714456796646118},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4648159444332123},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.462721049785614},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4589274227619171},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.38946741819381714},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36808711290359497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3278088867664337},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27629178762435913},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2708607017993927},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.14465489983558655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13417339324951172},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08070310950279236},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1910751411","https://openalex.org/W1967690711","https://openalex.org/W2062677539","https://openalex.org/W2129562552","https://openalex.org/W2151591582","https://openalex.org/W2152385473","https://openalex.org/W2162925013","https://openalex.org/W2163953032","https://openalex.org/W2589125002","https://openalex.org/W2614197249","https://openalex.org/W2767217438","https://openalex.org/W2786107400","https://openalex.org/W2796045088","https://openalex.org/W3124308571","https://openalex.org/W4251579334","https://openalex.org/W6641904192","https://openalex.org/W6682433617","https://openalex.org/W6996066701"],"related_works":["https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W1662010573","https://openalex.org/W3006003651","https://openalex.org/W60672686","https://openalex.org/W2163637408","https://openalex.org/W2520965597","https://openalex.org/W2787237207","https://openalex.org/W2617666058","https://openalex.org/W3150661190"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18,58],"cycle":[4],"accurate":[5],"intrusive":[6],"debugging":[7,21,52,78],"methodology":[8,47],"for":[9,51,77],"embedded":[10],"designs":[11,55,85],"having":[12],"multiple-clock":[13],"domains.":[14,44,89],"In":[15],"this":[16],"methodology,":[17],"cycle-accurate":[19],"lossless":[20],"system":[22],"with":[23,33,86],"unlimited":[24],"trace":[25],"window":[26],"implemented":[27],"through":[28],"clock":[29,43,88],"management":[30],"is":[31],"concatenated":[32],"as":[34,39],"many":[35],"number":[36,41],"of":[37,42,53,79],"copies":[38],"the":[40],"The":[45,71],"proposed":[46,72],"can":[48,74],"be":[49,75],"used":[50,76],"multi-clock":[54],"using":[56],"either":[57],"Globally":[59,65],"Asynchronous":[60],"Locally":[61,67],"Synchronous":[62,68],"(GALS)":[63],"or":[64,81],"Ratio-synchronous":[66],"(GRLS)":[69],"methodology.":[70],"solution":[73],"permanent":[80],"intermittent":[82],"errors":[83],"in":[84],"multiple":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}