{"id":"https://openalex.org/W3005876214","doi":"https://doi.org/10.1109/reconfig48160.2019.8994791","title":"Volcan: System Integration of HLS and HMC on FPGAs","display_name":"Volcan: System Integration of HLS and HMC on FPGAs","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3005876214","doi":"https://doi.org/10.1109/reconfig48160.2019.8994791","mag":"3005876214"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037221714","display_name":"Abhi Rajagopala","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abhi D. Rajagopala","raw_affiliation_strings":["Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte,Charlotte,NC,USA","Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte, Charlotte, NC, USA"],"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte,Charlotte,NC,USA","institution_ids":["https://openalex.org/I102149020"]},{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte, Charlotte, NC, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106082786","display_name":"Ron Sass","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ron Sass","raw_affiliation_strings":["Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte,Charlotte,NC,USA","Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte, Charlotte, NC, USA"],"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte,Charlotte,NC,USA","institution_ids":["https://openalex.org/I102149020"]},{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina at Charlotte, Charlotte, NC, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110900114","display_name":"Andrew G. Schmidt","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew G. Schmidt","raw_affiliation_strings":["Information Sciences Institute, University of Southern California,Arlington,VA,USA","Information Sciences Institute, University of Southern California, Arlington, VA, USA"],"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California,Arlington,VA,USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Arlington, VA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037221714"],"corresponding_institution_ids":["https://openalex.org/I102149020"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53887295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8481217622756958},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7783098220825195},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.558171272277832},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5528594255447388},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5278477668762207},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49067223072052},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4863224923610687},{"id":"https://openalex.org/keywords/program-slicing","display_name":"Program slicing","score":0.460345059633255},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.4398711919784546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43244698643684387},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4122992753982544},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3611055612564087},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3360711932182312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8481217622756958},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7783098220825195},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.558171272277832},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5528594255447388},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5278477668762207},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49067223072052},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4863224923610687},{"id":"https://openalex.org/C91071405","wikidata":"https://www.wikidata.org/wiki/Q1413145","display_name":"Program slicing","level":3,"score":0.460345059633255},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.4398711919784546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43244698643684387},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4122992753982544},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3611055612564087},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3360711932182312}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W572026064","https://openalex.org/W2188922879"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W4235515009","https://openalex.org/W2171413119","https://openalex.org/W1557016741","https://openalex.org/W1964556228","https://openalex.org/W2895905110","https://openalex.org/W2139097764","https://openalex.org/W2072418497","https://openalex.org/W2160521563","https://openalex.org/W3143952996"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"is":[3,109],"a":[4,14,20,66],"process":[5],"that":[6,73,100],"translates":[7],"traditional":[8],"software":[9,79],"languages":[10],"(C/C++/Java)":[11],"into":[12],"either":[13],"hardware":[15,84],"description":[16],"language":[17],"representation":[18,22],"or":[19],"netlist":[21],"that,":[23],"ultimately,":[24],"can":[25],"be":[26,65],"implemented":[27],"on":[28],"an":[29],"FPGA":[30],"device,":[31],"for":[32,82],"example.":[33],"The":[34],"original":[35],"goal":[36],"was":[37],"to":[38,44,111],"make":[39],"advanced":[40],"computing":[41,46,58],"accelerators":[42],"accessible":[43],"embedded":[45,104],"systems":[47],"programmers.":[48],"However,":[49,87],"the":[50,54,95,113,122],"technology":[51],"has":[52],"attracted":[53],"interest":[55],"of":[56,115],"high-performance":[57],"(HPC)":[59],"programmers":[60,80,89],"as":[61,77],"well.":[62],"This":[63],"would":[64],"huge":[67],"benefit":[68],"because":[69],"labor":[70],"statistics":[71],"suggest":[72],"every":[74,83],"year":[75],"10x":[76],"many":[78],"graduate":[81],"designer":[85],"[1].":[86],"HPC":[88],"use":[90],"large":[91],"in-core":[92],"datasets":[93],"versus":[94],"transient,":[96],"streaming":[97],"data":[98],"sets":[99],"are":[101],"common":[102],"in":[103],"systems.":[105],"Looking":[106],"forward,":[107],"it":[108],"appropriate":[110],"explore":[112],"behavior":[114],"HLS":[116],"with":[117],"next-generation":[118],"memory":[119],"technologies,":[120],"like":[121],"Hybrid":[123],"Memory":[124],"Cube":[125],"(HMC).":[126]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}