{"id":"https://openalex.org/W3006366566","doi":"https://doi.org/10.1109/reconfig48160.2019.8994779","title":"RTRLib: A High-Level Modeling Tool for the Implementation of Dynamically Partial Reconfigurable System-on-Chips","display_name":"RTRLib: A High-Level Modeling Tool for the Implementation of Dynamically Partial Reconfigurable System-on-Chips","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3006366566","doi":"https://doi.org/10.1109/reconfig48160.2019.8994779","mag":"3006366566"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055334186","display_name":"Regina Marcela Ivo","orcid":null},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Regina Marcela Ivo","raw_affiliation_strings":["University of Brasilia,Department of Mechanical Engineering,Brasília,Brazil","Department of Mechanical Engineering, University of Brasilia, Bras\u00edlia, Brazil"],"affiliations":[{"raw_affiliation_string":"University of Brasilia,Department of Mechanical Engineering,Brasília,Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"Department of Mechanical Engineering, University of Brasilia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050811383","display_name":"Daniel M. Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-9219-6463"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Daniel M. Mu\u00f1oz","raw_affiliation_strings":["University of Brasilia,Faculty of Gama,Department of Mechanical Engineering and Electronics Engineering,Brasília,Brazil","Department of Mechanical Engineering and Electronics Engineering, Faculty of Gama, University of Brasilia, Bras\u00edlia, Brazil"],"affiliations":[{"raw_affiliation_string":"University of Brasilia,Faculty of Gama,Department of Mechanical Engineering and Electronics Engineering,Brasília,Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"Department of Mechanical Engineering and Electronics Engineering, Faculty of Gama, University of Brasilia, Bras\u00edlia, Brazil","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055334186"],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":0.2475,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55247148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9406837821006775},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7770076990127563},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6712378263473511},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.643336296081543},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6206552982330322},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4904036521911621},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4268170893192291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3910681903362274}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9406837821006775},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7770076990127563},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6712378263473511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.643336296081543},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6206552982330322},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4904036521911621},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4268170893192291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3910681903362274},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W641878567","https://openalex.org/W1621597718","https://openalex.org/W1989477991","https://openalex.org/W2105531498","https://openalex.org/W2114353856","https://openalex.org/W2118073772","https://openalex.org/W2121169404","https://openalex.org/W2121863986","https://openalex.org/W2128492110","https://openalex.org/W2133800598","https://openalex.org/W2171549192","https://openalex.org/W2183064252","https://openalex.org/W2588101650","https://openalex.org/W2594763650","https://openalex.org/W2736634250","https://openalex.org/W2913355112","https://openalex.org/W2977632697","https://openalex.org/W4253091331","https://openalex.org/W6679830947","https://openalex.org/W6734784000"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W2204754129","https://openalex.org/W1569711686"],"abstract_inverted_index":{"Partial":[0],"Reconfiguration":[1],"allows":[2,123],"the":[3,36,44,61,70,74,82,107,111,117,124,128],"time-multiplexing":[4],"resources":[5],"to":[6,34,66,101,126,132],"be":[7,133],"explored,":[8],"accomplishing":[9],"requirements":[10],"such":[11],"as":[12],"adaptability,":[13],"robustness,":[14],"power":[15],"consumption,":[16],"cost,":[17],"and":[18,68,84,110,143],"also":[19,79],"fault":[20],"tolerance.":[21],"This":[22],"paper":[23],"presents":[24],"a":[25,50,139],"new":[26],"partial":[27,129],"reconfiguration":[28,75,108,130],"toolkit":[29],"called":[30],"RTRLib":[31,48,78,91],"that":[32],"aims":[33],"simplify":[35],"development":[37,45],"of":[38,106],"dynamically":[39],"reconfigurable":[40,57,112],"systems,":[41],"consequently":[42],"reducing":[43],"time.":[46],"The":[47,77,120],"is":[49,92,99],"platform-based":[51],"high-level":[52],"modeling":[53],"tool":[54],"for":[55],"run-time":[56],"systems":[58],"based":[59,93],"on":[60,94,135],"semi-formal":[62],"refinement-by-replacement":[63],"methodology":[64],"used":[65],"simulate":[67],"analyze":[69],"system":[71,141],"behavior":[72],"during":[73,116],"process.":[76,119],"automatically":[80],"provides":[81],"Vivado":[83],"SDK":[85],"scripts,":[86],"under":[87],"some":[88],"restrictions.":[89],"Since":[90],"previous":[95],"characterized":[96],"IP-cores,":[97],"it":[98],"possible":[100],"have":[102],"an":[103],"earlier":[104],"estimation":[105],"time":[109],"partitions":[113],"resource":[114],"utilization":[115],"design":[118],"proposed":[121],"solution":[122,131],"designer":[125],"construct":[127],"mapped":[134],"FPGA-based":[136],"System-on-Chips":[137],"by":[138],"simple":[140],"specification":[142],"parametrization.":[144]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}