{"id":"https://openalex.org/W3005876793","doi":"https://doi.org/10.1109/reconfig48160.2019.8994771","title":"UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation","display_name":"UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3005876793","doi":"https://doi.org/10.1109/reconfig48160.2019.8994771","mag":"3005876793"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig48160.2019.8994771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009272174","display_name":"Siavash Rezaei","orcid":"https://orcid.org/0000-0001-8158-4420"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Siavash Rezaei","raw_affiliation_strings":["University of California Irvine,Dept. Computer Science,Irvine,USA","Dept. Computer Science, University of California Irvine, Irvine, USA"],"affiliations":[{"raw_affiliation_string":"University of California Irvine,Dept. Computer Science,Irvine,USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Dept. Computer Science, University of California Irvine, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112310615","display_name":"Eli Bozorgzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eli Bozorgzadeh","raw_affiliation_strings":["University of California Irvine,Dept. Computer Science,Irvine,USA","Dept. Computer Science, University of California Irvine, Irvine, USA"],"affiliations":[{"raw_affiliation_string":"University of California Irvine,Dept. Computer Science,Irvine,USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Dept. Computer Science, University of California Irvine, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103234008","display_name":"Kanghee Kim","orcid":"https://orcid.org/0000-0002-9321-9006"},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kanghee Kim","raw_affiliation_strings":["School of Electronic engineering, Soongsil University,Seoul,South Korea","School of Electronic engineering, Soongsil University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic engineering, Soongsil University,Seoul,South Korea","institution_ids":["https://openalex.org/I141371507"]},{"raw_affiliation_string":"School of Electronic engineering, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009272174"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.8842,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77902563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8410860896110535},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6594734787940979},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6057575941085815},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5519806146621704},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4937981069087982},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4734888970851898},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4518806040287018},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.41058364510536194},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36317431926727295},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3255496621131897},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3124943971633911}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8410860896110535},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6594734787940979},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6057575941085815},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5519806146621704},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4937981069087982},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4734888970851898},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4518806040287018},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.41058364510536194},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36317431926727295},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3255496621131897},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3124943971633911},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig48160.2019.8994771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig48160.2019.8994771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2046964635","https://openalex.org/W2344065022","https://openalex.org/W2516125595","https://openalex.org/W2588081531","https://openalex.org/W2808879374","https://openalex.org/W2889893422","https://openalex.org/W2909155758","https://openalex.org/W2924600575","https://openalex.org/W2945027786","https://openalex.org/W2974330806","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W121182129","https://openalex.org/W2352941988"],"abstract_inverted_index":{"Despite":[0],"all":[1],"the":[2,15,133],"available":[3],"commercial":[4],"and":[5,51],"open-source":[6],"frameworks":[7],"to":[8,19,38,60,98,128],"ease":[9],"deploying":[10],"FPGAs":[11],"in":[12,103,130],"accelerating":[13],"applications,":[14,50],"current":[16],"schemes":[17],"fail":[18],"support":[20],"sharing":[21,35,46,87],"multiple":[22,44,49,58,62],"accelerators":[23,47,91,102,121,134,137],"among":[24,48],"various":[25],"applications.":[26],"There":[27],"are":[28],"three":[29,119],"main":[30],"features":[31],"that":[32,82],"an":[33,90,124],"accelerator":[34,86],"scheme":[36,88],"requires":[37],"support:":[39],"exploiting":[40],"dynamic":[41,85],"parallelism":[42],"of":[43,115,118,126,132],"accelerators,":[45],"providing":[52],"a":[53,69,78,84,104,112,116],"nonblocking":[54],"congestion-free":[55,106],"environment":[56],"for":[57,111],"applications":[59,97],"call":[61],"accelerators.":[63],"In":[64],"this":[65],"paper,":[66],"we":[67],"developed":[68],"scalable":[70],"fully":[71,99],"functional":[72],"hardware":[73],"controller,":[74],"called":[75],"UltraShare,":[76],"with":[77],"supporting":[79],"software":[80,96],"stack":[81],"provides":[83],"through":[89],"grouping":[92],"mechanism.":[93],"UltraShare":[94],"allows":[95],"utilize":[100],"FPGA":[101],"non-blocking":[105],"environment.":[107],"Our":[108],"experimental":[109],"results":[110],"simple":[113],"scenario":[114],"combination":[117],"streaming":[120],"invocation":[122],"show":[123],"improvement":[125],"up":[127],"8x":[129],"throughput":[131],"by":[135],"removing":[136],"idle":[138],"times.":[139]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}