{"id":"https://openalex.org/W2911247935","doi":"https://doi.org/10.1109/reconfig.2018.8641731","title":"Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs","display_name":"Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2911247935","doi":"https://doi.org/10.1109/reconfig.2018.8641731","mag":"2911247935"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2018.8641731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2018.8641731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040479413","display_name":"Kalindu Herath","orcid":"https://orcid.org/0000-0002-9705-6988"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kalindu Herath","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101468284","display_name":"Alok Prakash","orcid":"https://orcid.org/0000-0001-8257-2974"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Alok Prakash","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076931362","display_name":"Guiyuan Jiang","orcid":"https://orcid.org/0000-0002-1398-821X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jiang Guiyuan","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thambipillai Srikanthan","raw_affiliation_strings":["Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040479413"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69021153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8010059595108032},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7212217450141907},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6235027313232422},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6023624539375305},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5646227598190308},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5439706444740295},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5360627174377441},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.49102163314819336},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.4743179976940155},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43689724802970886},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42964693903923035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32813364267349243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11786940693855286},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.09261107444763184}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8010059595108032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7212217450141907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6235027313232422},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6023624539375305},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5646227598190308},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5439706444740295},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5360627174377441},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.49102163314819336},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.4743179976940155},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43689724802970886},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42964693903923035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32813364267349243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11786940693855286},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.09261107444763184},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2018.8641731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2018.8641731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320709","display_name":"National Research Foundation Singapore","ror":"https://ror.org/03cpyc314"},{"id":"https://openalex.org/F4320323383","display_name":"Technische Universit\u00e4t M\u00fcnchen","ror":"https://ror.org/02kkvpp62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1980164533","https://openalex.org/W2001824086","https://openalex.org/W2005730042","https://openalex.org/W2008531154","https://openalex.org/W2029247336","https://openalex.org/W2036436027","https://openalex.org/W2114820519","https://openalex.org/W2137769675","https://openalex.org/W2151758817","https://openalex.org/W2161531333","https://openalex.org/W2170510975","https://openalex.org/W2171768221","https://openalex.org/W2277749839","https://openalex.org/W2614213571","https://openalex.org/W2726068069","https://openalex.org/W2796423982","https://openalex.org/W2887191587","https://openalex.org/W4243796313","https://openalex.org/W6740112718"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2125855853","https://openalex.org/W4245652312","https://openalex.org/W3137434606","https://openalex.org/W4313341326","https://openalex.org/W4372263373"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"has":[2,15,69,184],"led":[3],"FPGA":[4,28,111,135],"manufactures":[5],"to":[6,19,34,47,64,75,125,193,202],"produce":[7],"FPGAs":[8,154],"with":[9,191,200],"millions":[10],"of":[11,156,213],"logic":[12],"cells.":[13],"It":[14],"motivated":[16],"hardware":[17],"designers":[18],"map":[20],"increasingly":[21],"large":[22,50],"applications":[23,37],"into":[24,52],"FPGAs.":[25],"However,":[26],"state-of-the-art":[27],"CAD":[29,195],"tools":[30],"consume":[31],"longer":[32],"runtime":[33],"compile":[35,55],"such":[36],"affecting":[38],"the":[39,66,73,77,82,89,114,127,131,144,176],"design":[40,43,78,99,205],"productivity.":[41,79],"Modular":[42],"methodology,":[44],"which":[45,174],"allows":[46],"partition":[48],"a":[49,123,149,169,203],"application":[51],"smaller":[53],"modules,":[54],"and":[56,59,130,161,197],"verify":[57],"individually":[58],"subsequently":[60],"combine":[61],"all":[62],"modules":[63,100,214],"get":[65],"final":[67,115],"design,":[68],"been":[70],"introduced":[71],"in":[72,87,113,159],"past":[74],"improve":[76],"To":[80],"reduce":[81],"dominant":[83],"power":[84,189],"dissipation":[85],"component":[86],"FPGAs,":[88],"routing":[90,188],"power,":[91],"existing":[92],"workflows":[93,119],"have":[94,120],"considered":[95],"data":[96],"communication":[97],"between":[98],"during":[101,107],"module":[102,171],"formation,":[103],"as":[104,106],"well":[105],"placing":[108],"them":[109],"on":[110,134,143,152,215],"space":[112,136],"solution.":[116],"But,":[117],"these":[118],"not":[121,210],"discussed":[122],"methodology":[124,183],"select":[126],"best":[128,177],"shape":[129],"region":[132],"(footprint)":[133],"for":[137,179],"each":[138,180],"module.":[139,181],"Selecting":[140],"proper":[141],"footprints,":[142],"other":[145],"hand,":[146],"is":[147],"becoming":[148],"critical":[150],"process":[151],"modern":[153],"because":[155],"their":[157],"heterogeneity":[158],"resources":[160],"column":[162],"arrangement.":[163],"In":[164],"this":[165],"work":[166],"we":[167],"propose":[168],"communication-aware":[170,204],"placement":[172,212],"strategy":[173],"selects":[175],"footprint":[178],"Our":[182],"shown":[185],"about":[186,198],"16%":[187],"reduction":[190],"respect":[192,201],"commercial":[194],"flow":[196],"11%":[199],"partitioning":[206],"workflow":[207],"that":[208],"does":[209],"consider":[211],"FPGA.":[216]},"counts_by_year":[{"year":2020,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}