{"id":"https://openalex.org/W2914334783","doi":"https://doi.org/10.1109/reconfig.2018.8641722","title":"Accelerating Key In-memory Database Functionality with FPGA Technology","display_name":"Accelerating Key In-memory Database Functionality with FPGA Technology","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2914334783","doi":"https://doi.org/10.1109/reconfig.2018.8641722","mag":"2914334783"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2018.8641722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2018.8641722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050625583","display_name":"John J. McGlone","orcid":"https://orcid.org/0000-0001-6949-2603"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"John McGlone","raw_affiliation_strings":["SAP Labs, Palo Alto, USA"],"affiliations":[{"raw_affiliation_string":"SAP Labs, Palo Alto, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069833889","display_name":"Paolo Palazzari","orcid":"https://orcid.org/0009-0003-2569-263X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Paolo Palazzari","raw_affiliation_strings":["Accelize, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Accelize, Roma, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034907194","display_name":"J\u00e9r\u00f4me Lecl\u00e8re","orcid":"https://orcid.org/0000-0001-7203-8161"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.B. Leclere","raw_affiliation_strings":["Accelize, Roma, Italy"],"affiliations":[{"raw_affiliation_string":"Accelize, Roma, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050625583"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3691,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.66866302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8781455755233765},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5910115838050842},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5223751664161682},{"id":"https://openalex.org/keywords/online-transaction-processing","display_name":"Online transaction processing","score":0.4931482672691345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.47767242789268494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45977672934532166},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.442018985748291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40018177032470703},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.35125499963760376},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.33197471499443054}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8781455755233765},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5910115838050842},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5223751664161682},{"id":"https://openalex.org/C191087605","wikidata":"https://www.wikidata.org/wiki/Q1501395","display_name":"Online transaction processing","level":4,"score":0.4931482672691345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.47767242789268494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45977672934532166},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.442018985748291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40018177032470703},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.35125499963760376},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.33197471499443054}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2018.8641722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2018.8641722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1994165877","https://openalex.org/W2059681118","https://openalex.org/W2072974923","https://openalex.org/W2075779985","https://openalex.org/W2091459966","https://openalex.org/W2143909327","https://openalex.org/W2284691099","https://openalex.org/W2407641568","https://openalex.org/W2512638702","https://openalex.org/W2575908230","https://openalex.org/W2612473142"],"related_works":["https://openalex.org/W2143226912","https://openalex.org/W2158759608","https://openalex.org/W2349862564","https://openalex.org/W2372897440","https://openalex.org/W2155541789","https://openalex.org/W1644029924","https://openalex.org/W2363110500","https://openalex.org/W2371295991","https://openalex.org/W2403667029","https://openalex.org/W2387697730"],"abstract_inverted_index":{"In-memory":[0],"databases":[1],"that":[2,105],"support":[3],"both":[4],"online":[5],"transactional":[6],"and":[7,54,130,149,177],"analytical":[8],"workloads":[9],"rely":[10],"on":[11],"a":[12,37,49,60,131,144,183],"process":[13,90],"called":[14],"differential":[15],"updates":[16],"to":[17,94,167,188],"manage":[18],"writes":[19],"while":[20,57],"maintaining":[21],"the":[22,34,43,82,92,95,107,114,154,191],"majority":[23],"of":[24,36,52,87,153,186],"data":[25,170,196],"in":[26],"an":[27,77],"optimized":[28,39,192],"read-only":[29,44],"structure.":[30],"This,":[31],"however,":[32],"necessitates":[33],"merge":[35,89],"write":[38],"delta":[40],"partition":[41],"with":[42,112,143],"main":[45],"partition,":[46],"periodically":[47],"consuming":[48],"significant":[50,61],"amount":[51],"compute":[53],"memory":[55,163],"resources":[56],"also":[58],"causing":[59],"database":[62,148],"downtime":[63],"during":[64],"which":[65,80],"incoming":[66],"transaction":[67],"requests":[68],"cannot":[69],"be":[70],"accepted.":[71],"In":[72],"this":[73,88],"paper,":[74],"we":[75,181],"present":[76],"FPGA":[78,103,137],"implementation":[79,138],"offloads":[81],"most":[83],"resource":[84],"intensive":[85],"component":[86],"from":[91],"CPU":[93,198],"FPGA.":[96],"The":[97],"functionality":[98],"was":[99],"fully":[100,141],"developed":[101],"using":[102],"tools":[104],"mirror":[106],"typical":[108],"software":[109,133],"development":[110,124],"process,":[111],"all":[113],"inherent":[115],"advantages":[116],"over":[117],"traditional":[118],"hardware":[119],"development,":[120],"such":[121],"as":[122,172,174],"reduced":[123],"times,":[125],"flexible":[126],"system":[127,178],"level":[128,179],"design":[129],"familiar":[132],"debugging":[134],"process.":[135],"Our":[136],"has":[139],"been":[140],"integrated":[142],"leading":[145],"enterprise":[146],"in-memory":[147],"by":[150],"taking":[151],"advantage":[152],"FPGA's":[155],"streaming":[156],"based":[157,197],"model,":[158],"its":[159,165,175],"very":[160],"low":[161],"latency":[162],"access,":[164],"ability":[166],"manipulate":[168],"non-primitive":[169],"types":[171],"well":[173],"fine-grained":[176],"parallelism":[180],"demonstrate":[182],"performance":[184],"increase":[185],"up":[187],"~14\u00d7":[189],"versus":[190],"single":[193],"instruction,":[194],"multiple":[195],"implementation.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
