{"id":"https://openalex.org/W2785412206","doi":"https://doi.org/10.1109/reconfig.2017.8279801","title":"HW/SW co-design experimental framework using configurable SoCs","display_name":"HW/SW co-design experimental framework using configurable SoCs","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785412206","doi":"https://doi.org/10.1109/reconfig.2017.8279801","mag":"2785412206"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101819650","display_name":"Siyuan Xu","orcid":"https://orcid.org/0000-0001-6239-6774"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Siyuan Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","Department of Electrical and Computer Engineering, University of Texas, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Dallas, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032819369","display_name":"Jianqi Chen","orcid":"https://orcid.org/0000-0003-0031-8417"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianqi Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","Department of Electrical and Computer Engineering, University of Texas, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Dallas, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","Department of Electrical and Computer Engineering, University of Texas, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Dallas, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101819650"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71198952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7481381893157959},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7395541667938232},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7047337293624878},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.6154695749282837},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5850523114204407},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4983959197998047},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47538936138153076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46313929557800293},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46004417538642883},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.44813451170921326},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4454440176486969},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41531702876091003},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4109448790550232},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37175631523132324},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.315197229385376},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1922300159931183},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1617281138896942}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7481381893157959},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7395541667938232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7047337293624878},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.6154695749282837},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5850523114204407},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4983959197998047},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47538936138153076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46313929557800293},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46004417538642883},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.44813451170921326},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4454440176486969},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41531702876091003},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4109448790550232},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37175631523132324},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.315197229385376},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1922300159931183},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1617281138896942},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2017.8279801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W634004780","https://openalex.org/W1686420892","https://openalex.org/W2034270503","https://openalex.org/W2112748402","https://openalex.org/W2156499539","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W2802530065","https://openalex.org/W1603163876","https://openalex.org/W2106574988","https://openalex.org/W4238283442"],"abstract_inverted_index":{"This":[0,59],"paper":[1],"presents":[2],"an":[3,243],"open":[4,219,290],"source":[5,220,291],"HW/SW":[6,22,116,123,126,194,292,309],"co-design":[7,23,117,127,310],"experimental":[8,128],"platform":[9,294],"based":[10],"on":[11,169,202,211],"behavioral":[12],"benchmarks":[13,101,232,257],"mapped":[14,106,207,233],"onto":[15,107,148,182,234],"a":[16,149,161,235,296],"programmable":[17],"SoC":[18,152],"using":[19,110,311],"High-Level":[20],"Synthesis.":[21],"has":[24,60],"become":[25],"extremely":[26],"relevant":[27],"in":[28,38,115,159,239,308],"today's":[29],"VLSI":[30],"design":[31,82,89,293],"processes.":[32],"Due":[33],"to":[34,64,86,112,121,133,199,261,264,300,304,314],"the":[35,78,88,170,177,183,190,203,212,231,248,255,265,270,283,302],"unstoppable":[36],"increase":[37,87],"transistor":[39],"count":[40],"of":[41,139,192,282],"integrated":[42],"circuits":[43],"(ICs),":[44],"most":[45,178],"ICs":[46],"are":[47,84,99,251],"currently":[48],"heterogenous":[49],"SoCs":[50,67,72],"containing":[51],"micro-processors,":[52],"memories,":[53],"interfaces":[54],"and":[55,73,146,221,227,241,247,275,313],"dedicated":[56],"hardware":[57,209],"accelerators.":[58],"lead":[61,260],"FPGA":[62],"vendors":[63],"introduce":[65],"programmable/configurable":[66],"(CSoC),":[68],"e.g.":[69],"Altera's":[70],"Cyclone/Arria/Stratix":[71],"Xilinx's":[74],"Zynq":[75],"family.":[76],"At":[77],"same":[79],"time,":[80],"newer":[81],"methodologies":[83],"required":[85],"productivity":[90],"like":[91],"HLS.":[92],"The":[93,154,215],"main":[94],"problem":[95],"is":[96,130,218,278,295],"that":[97,102,163,254,288],"there":[98],"no":[100],"can":[103,165],"be":[104,166,200],"directly":[105],"these":[108],"CSoC":[109],"HLS":[111,312],"conduct":[113,305],"research":[114,307],"as":[118,120,208],"well":[119],"teach":[122,315],"co-design.":[124],"A":[125,137,186,224],"framework":[129],"presented":[131,252],"here":[132],"bridge":[134],"this":[135,289,316],"gap.":[136],"set":[138],"synthesizable":[140],"SystemC":[141],"designs":[142,155],"have":[143,156],"been":[144,157],"created":[145,158],"ported":[147],"Cyclone":[150],"V":[151],"FPGA.":[153],"such":[160],"way":[162],"they":[164],"fully":[167],"executed":[168,201],"embedded":[171,204,244,266],"processor":[172,205,238,246],"or":[173,206],"accelerated":[174,256],"by":[175,196],"mapping":[176],"computationally":[179],"intensive":[180],"kernel":[181],"reconfigurable":[184,213],"fabric.":[185],"software":[187],"layer":[188],"allows":[189],"creation":[191],"different":[193],"configurations":[195],"allowing":[197],"tasks":[198],"accelerator":[210],"logic.":[214],"complete":[216],"environment":[217],"available":[222],"online.":[223],"running":[225],"time":[226],"energy":[228],"comparison":[229],"between":[230],"desktop":[236],"PC":[237],"ANSI-C":[240],"SystemC,":[242],"ARM":[245],"ASM+FPGA":[249],"version":[250,268],"showing":[253],"do":[258],"only":[259],"speed-ups":[262],"compared":[263],"processor's":[267],"when":[269],"system's":[271],"communication":[272],"part":[273],"(sending":[274],"receiving":[276],"data)":[277],"lower":[279],"than":[280],"50%":[281],"total":[284],"runtime.":[285],"We":[286],"believe":[287],"good":[297],"starting":[298],"point":[299],"encourage":[301],"community":[303],"practical":[306],"important":[317],"subject.":[318]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}