{"id":"https://openalex.org/W2784767372","doi":"https://doi.org/10.1109/reconfig.2017.8279799","title":"HGum: Messaging framework for hardware accelerators","display_name":"HGum: Messaging framework for hardware accelerators","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2784767372","doi":"https://doi.org/10.1109/reconfig.2017.8279799","mag":"2784767372"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2017.8279799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1801.06541","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017975873","display_name":"Sizhuo Zhang","orcid":"https://orcid.org/0000-0001-8426-4510"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sizhuo Zhang","raw_affiliation_strings":["MIT CSAIL"],"affiliations":[{"raw_affiliation_string":"MIT CSAIL","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056416788","display_name":"Hari Angepat","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164937","display_name":"Microsoft Research (United Kingdom)","ror":"https://ror.org/05k87vq12","country_code":"GB","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210164937"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Hari Angepat","raw_affiliation_strings":["Microsoft"],"affiliations":[{"raw_affiliation_string":"Microsoft","institution_ids":["https://openalex.org/I4210164937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030464643","display_name":"Derek Chiou","orcid":"https://orcid.org/0009-0008-6762-4527"},"institutions":[{"id":"https://openalex.org/I4210164937","display_name":"Microsoft Research (United Kingdom)","ror":"https://ror.org/05k87vq12","country_code":"GB","type":"company","lineage":["https://openalex.org/I1290206253","https://openalex.org/I4210164937"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Derek Chiou","raw_affiliation_strings":["Microsoft"],"affiliations":[{"raw_affiliation_string":"Microsoft","institution_ids":["https://openalex.org/I4210164937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017975873"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4631,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65364553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8395949006080627},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.8080998659133911},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5680042505264282},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5449629426002502},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.42730265855789185},{"id":"https://openalex.org/keywords/schema","display_name":"Schema (genetic algorithms)","score":0.4272496998310089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4214504361152649},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4073205292224884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3612738847732544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3448815941810608},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2931121587753296}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8395949006080627},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.8080998659133911},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5680042505264282},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5449629426002502},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.42730265855789185},{"id":"https://openalex.org/C52146309","wikidata":"https://www.wikidata.org/wiki/Q7431116","display_name":"Schema (genetic algorithms)","level":2,"score":0.4272496998310089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4214504361152649},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4073205292224884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3612738847732544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3448815941810608},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2931121587753296},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2017.8279799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2017.8279799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1801.06541","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1801.06541","pdf_url":"https://arxiv.org/pdf/1801.06541","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1801.06541","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1801.06541","pdf_url":"https://arxiv.org/pdf/1801.06541","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1772887859","https://openalex.org/W1980328920","https://openalex.org/W2009116444","https://openalex.org/W2019660355","https://openalex.org/W2043526161","https://openalex.org/W2048617820","https://openalex.org/W2080380374","https://openalex.org/W2112678088","https://openalex.org/W2133156997","https://openalex.org/W2604383488","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W4231356583","https://openalex.org/W1593760324","https://openalex.org/W2376159383","https://openalex.org/W2351439380","https://openalex.org/W2899905671","https://openalex.org/W4390136247","https://openalex.org/W2355322892","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Software":[0],"messaging":[1,76,97,130],"frameworks":[2],"help":[3],"avoid":[4],"errors":[5],"and":[6,34,40,56,68,84,86,121,147,165],"reduce":[7],"engineering":[8,178],"efforts":[9,179],"in":[10],"building":[11],"distributed":[12],"systems":[13],"by":[14,151],"(1)":[15],"providing":[16],"an":[17],"interface":[18],"definition":[19],"language":[20],"(IDL)":[21],"to":[22,78,105,144,162,187],"specify":[23],"precisely":[24],"the":[25,28,31,38,54,138,159],"structure":[26],"of":[27,65,169],"message":[29,32,160],"(i.e.,":[30],"schema),":[33],"(2)":[35],"automatically":[36],"generating":[37],"serialization":[39,164],"deserialization":[41],"functions":[42],"that":[43,100,135,156,172],"transform":[44],"user":[45],"data":[46,50],"structures":[47],"into":[48],"binary":[49],"for":[51,94,132],"sending":[52],"across":[53],"network":[55],"vice":[57],"versa.":[58],"Similarly,":[59],"a":[60,75,95,129,153],"hardware-accelerated":[61],"system,":[62],"which":[63],"consists":[64],"host":[66],"software":[67,83],"multiple":[69],"FPGAs,":[70],"could":[71],"also":[72,87,181],"benefit":[73],"from":[74],"framework":[77,98,131],"handle":[79],"messages":[80,108],"both":[81],"between":[82,88],"FPGA":[85],"different":[89],"FPGAs.":[90],"The":[91],"key":[92],"challenge":[93],"hardware":[96,133,149,183],"is":[99,142],"it":[101,173],"must":[102],"be":[103],"able":[104,143],"support":[106],"large":[107],"with":[109,184],"complex":[110],"schema":[111,161],"while":[112],"meeting":[113],"critical":[114],"constraints":[115],"such":[116],"as":[117],"clock":[118],"frequency,":[119],"area,":[120],"throughput.":[122],"In":[123],"this":[124],"paper,":[125],"we":[126],"present":[127],"HGum,":[128],"accelerators":[134],"meets":[136],"all":[137],"above":[139],"requirements.":[140],"HGum":[141,170],"generate":[145],"high-performance":[146],"low-cost":[148],"logic":[150],"employing":[152],"novel":[154],"design":[155],"algorithmically":[157],"parses":[158],"perform":[163],"deserialization.":[166],"Our":[167],"evaluation":[168],"shows":[171],"not":[174],"only":[175],"significantly":[176],"reduces":[177],"but":[180],"generates":[182],"comparable":[185],"quality":[186],"manual":[188],"implementation.":[189]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}