{"id":"https://openalex.org/W2008555545","doi":"https://doi.org/10.1109/reconfig.2013.6732308","title":"MCMA: A modular processing elements array based low-power coarse-grained reconfigurable accelerator","display_name":"MCMA: A modular processing elements array based low-power coarse-grained reconfigurable accelerator","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2008555545","doi":"https://doi.org/10.1109/reconfig.2013.6732308","mag":"2008555545"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076923940","display_name":"Remi Chaintreuil","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Remi Chaintreuil","raw_affiliation_strings":["Department of Information and Computer Science, Keio University, Kanagawa, Japan","Department of Information and Computer Science, Keio University,  Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Keio University, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Department of Information and Computer Science, Keio University,  Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109931191","display_name":"Rie Uno","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Rie Uno","raw_affiliation_strings":["Department of Information and Computer Science, Keio University, Kanagawa, Japan","Department of Information and Computer Science, Keio University,  Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Keio University, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Department of Information and Computer Science, Keio University,  Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Department of Information and Computer Science, Keio University, Kanagawa, Japan","Department of Information and Computer Science, Keio University,  Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Science, Keio University, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Department of Information and Computer Science, Keio University,  Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076923940"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08195697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7814534902572632},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7186070680618286},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6258343458175659},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5100832581520081},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44052472710609436},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43530458211898804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3543100357055664},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3335835635662079},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1564215123653412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09350517392158508}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7814534902572632},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7186070680618286},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6258343458175659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5100832581520081},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44052472710609436},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43530458211898804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3543100357055664},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3335835635662079},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1564215123653412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09350517392158508},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W414458756","https://openalex.org/W1969866613","https://openalex.org/W2005385707","https://openalex.org/W2009997678","https://openalex.org/W2011269063","https://openalex.org/W2035624442","https://openalex.org/W2068967581","https://openalex.org/W2101701496","https://openalex.org/W2113682982","https://openalex.org/W2119571807","https://openalex.org/W2130021306","https://openalex.org/W2146355935","https://openalex.org/W2150667885","https://openalex.org/W2154923860","https://openalex.org/W2157206583","https://openalex.org/W2297424455","https://openalex.org/W4249785026","https://openalex.org/W6681348882"],"related_works":["https://openalex.org/W2138099459","https://openalex.org/W2339195741","https://openalex.org/W1965635593","https://openalex.org/W4210367193","https://openalex.org/W2140707386","https://openalex.org/W4249785026","https://openalex.org/W2041557219","https://openalex.org/W2133075121","https://openalex.org/W2113682982","https://openalex.org/W2984119185"],"abstract_inverted_index":{"The":[0,41],"Cool":[1],"Mega-Array":[2],"is":[3,49,79],"a":[4,22,31,112,120],"highly":[5],"power-efficient":[6],"coarse-grained":[7,150],"reconfigurable":[8],"accelerator,":[9],"particularly":[10],"aimed":[11],"toward":[12],"multimedia":[13],"applications":[14,103,133],"executed":[15],"on":[16,111,125],"battery-driven":[17],"devices.":[18],"It":[19],"consists":[20],"of":[21,44,71,76,102,109,132],"large":[23,121],"processing":[24,137],"elements":[25,138],"array,":[26,123],"without":[27],"any":[28],"memory":[29],"element,":[30],"simple":[32],"micro-controller":[33],"for":[34],"data":[35,39],"management":[36],"and":[37,52,91,107,129],"the":[38,45,68,83,87,96,100,126,130,140],"memory.":[40],"power":[42,61],"consumption":[43],"PE":[46,88,122],"array":[47,89],"itself":[48],"very":[50],"low,":[51],"can":[53,144],"be":[54,146],"further":[55],"reduced":[56,147],"by":[57,148],"dynamically":[58],"scaling":[59],"its":[60,93],"voltage":[62],"in":[63,139],"order":[64],"to":[65,67,85,95,117],"adapt":[66,92],"desired":[69],"speed":[70],"computation.":[72],"A":[73],"modular":[74],"version":[75],"this":[77],"design":[78],"proposed,":[80],"which":[81],"provides":[82],"ability":[84],"reconfigure":[86],"structure,":[90],"size":[94],"application.":[97],"This":[98],"allows":[99],"execution":[101],"with":[104],"different":[105],"complexities":[106],"degrees":[108],"parallelism":[110],"relatively":[113],"smaller":[114],"chip,":[115],"compared":[116],"simply":[118],"using":[119,149],"depending":[124],"implementation":[127,141],"choices":[128],"set":[131],"(4":[134],"times":[135],"less":[136],"example).":[142],"Power-leakage":[143],"also":[145],"power-gating.":[151]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}