{"id":"https://openalex.org/W2027346547","doi":"https://doi.org/10.1109/reconfig.2013.6732277","title":"Design of low area-overhead ring oscillator PUF with large challenge space","display_name":"Design of low area-overhead ring oscillator PUF with large challenge space","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2027346547","doi":"https://doi.org/10.1109/reconfig.2013.6732277","mag":"2027346547"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2013.6732277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040738611","display_name":"Durga Prasad Sahoo","orcid":"https://orcid.org/0000-0002-5959-518X"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Durga Prasad Sahoo","raw_affiliation_strings":["CSE, IIT Kharagpur, India","eSE, IIT Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"CSE, IIT Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"eSE, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078971402","display_name":"Debdeep Mukhopadhyay","orcid":"https://orcid.org/0000-0002-6499-8346"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debdeep Mukhopadhyay","raw_affiliation_strings":["CSE, IIT Kharagpur, India","eSE, IIT Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"CSE, IIT Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"eSE, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049426113","display_name":"Rajat Subhra Chakraborty","orcid":"https://orcid.org/0000-0003-3588-163X"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Subhra Chakraborty","raw_affiliation_strings":["CSE, IIT Kharagpur, India","eSE, IIT Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"CSE, IIT Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"eSE, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040738611"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":2.2065,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.8764396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9714000225067139,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7339671850204468},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6910043954849243},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6398957967758179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367045640945435},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.6021561622619629},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5704189538955688},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5332524180412292},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.48038774728775024},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4398230016231537},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43640202283859253},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4250751733779907},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4053043723106384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30240339040756226},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.2708207964897156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21154576539993286},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12471392750740051},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09525948762893677},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0926494300365448},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.0689619779586792}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7339671850204468},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6910043954849243},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6398957967758179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367045640945435},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.6021561622619629},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5704189538955688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5332524180412292},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.48038774728775024},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4398230016231537},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43640202283859253},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4250751733779907},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4053043723106384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30240339040756226},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2708207964897156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21154576539993286},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12471392750740051},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09525948762893677},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0926494300365448},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0689619779586792},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2013.6732277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2013.6732277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W42037993","https://openalex.org/W124944822","https://openalex.org/W132856916","https://openalex.org/W158034530","https://openalex.org/W1508076293","https://openalex.org/W1990512559","https://openalex.org/W1991993305","https://openalex.org/W2057434929","https://openalex.org/W2078512400","https://openalex.org/W2101896594","https://openalex.org/W2116374153","https://openalex.org/W2126460975","https://openalex.org/W2129004891","https://openalex.org/W2135064681","https://openalex.org/W2145858709","https://openalex.org/W2148330234","https://openalex.org/W2164595519","https://openalex.org/W2164844110","https://openalex.org/W2169212403","https://openalex.org/W4251055554","https://openalex.org/W6601790426","https://openalex.org/W6676995458"],"related_works":["https://openalex.org/W4292862360","https://openalex.org/W2128735154","https://openalex.org/W1554713511","https://openalex.org/W2525030438","https://openalex.org/W3090320675","https://openalex.org/W2581020247","https://openalex.org/W4362564225","https://openalex.org/W4285107159","https://openalex.org/W3026198779","https://openalex.org/W4234974809"],"abstract_inverted_index":{"Exorbitantly":[0],"high":[1],"resource-overhead":[2],"is":[3,70,90],"an":[4],"important":[5],"limiting":[6],"factor":[7],"for":[8,26,36,84,94],"designing":[9],"a":[10,23],"Ring":[11],"Oscillator":[12],"Physically":[13],"Unclonable":[14],"Function":[15],"(ROPUF)":[16],"with":[17,29],"large":[18,27],"challenge-space.":[19],"This":[20],"work":[21],"presents":[22],"design":[24,45,58,78,89],"approach":[25],"ROPUF":[28,38,61,88,104],"much":[30],"lesser":[31,91],"resource":[32,82],"than":[33,92],"that":[34,69,93],"required":[35,83],"classical":[37],"design.":[39],"It":[40],"exploits":[41],"small":[42],"ROPUFs":[43],"as":[44],"building":[46],"blocks.":[47],"Quality":[48],"of":[49,59,101],"the":[50,57,85],"proposed":[51,76,87,103],"scheme":[52],"has":[53],"been":[54],"validated":[55],"by":[56],"60-bit":[60,86,102],"on":[62,112],"Altera":[63],"FPGA":[64],"(Field":[65],"Programmable":[66],"Gate":[67],"Array)":[68],"physically":[71],"infeasible":[72],"according":[73],"to":[74],"previously":[75],"direct":[77],"principles.":[79],"The":[80],"hardware":[81],"10-bit":[95],"classic":[96],"ROPUF.":[97],"In":[98],"addition,":[99],"implementation":[100],"shows":[105],"47%":[106],"uniqueness":[107],"and":[108],"91":[109],"%":[110],"reliability":[111],"average.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}