{"id":"https://openalex.org/W2079385330","doi":"https://doi.org/10.1109/reconfig.2012.6416765","title":"Multi-FPGA prototyping environment: Large benchmark generation and signals routing","display_name":"Multi-FPGA prototyping environment: Large benchmark generation and signals routing","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2079385330","doi":"https://doi.org/10.1109/reconfig.2012.6416765","mag":"2079385330"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019168974","display_name":"Mariem Turki","orcid":"https://orcid.org/0000-0003-2646-3962"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR","US"],"is_corresponding":true,"raw_author_name":"Mariem Turki","raw_affiliation_strings":["LIP6, UPMC Universidad Paris, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"affiliations":[{"raw_affiliation_string":"LIP6, UPMC Universidad Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, UPMC Universidad Paris, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"affiliations":[{"raw_affiliation_string":"LIP6, UPMC Universidad Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["Flexras Technologies, Paris, France","Flexras Technologies","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]},{"raw_affiliation_string":"Flexras Technologies","institution_ids":[]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019168974"],"corresponding_institution_ids":["https://openalex.org/I117023288","https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.26907904,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58898344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.897894024848938},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.804776132106781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7401728630065918},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7321865558624268},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6560314297676086},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5848052501678467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5480809211730957},{"id":"https://openalex.org/keywords/pathfinder","display_name":"Pathfinder","score":0.45038464665412903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4045885503292084},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3315797448158264}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.897894024848938},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.804776132106781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7401728630065918},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7321865558624268},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6560314297676086},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5848052501678467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5480809211730957},{"id":"https://openalex.org/C2778940482","wikidata":"https://www.wikidata.org/wiki/Q7144753","display_name":"Pathfinder","level":2,"score":0.45038464665412903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4045885503292084},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3315797448158264},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2012.6416765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01058039v1","is_oa":false,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01058039","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2014 International Conference on Reconfigurable computing and FPGA, Dec 2012, Cancun, Mexico. ⟨10.1109/ReConFig.2012.6416765⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1970296212","https://openalex.org/W2032145219","https://openalex.org/W2047199967","https://openalex.org/W2139637699","https://openalex.org/W2148658001","https://openalex.org/W2161125053","https://openalex.org/W2168114038","https://openalex.org/W2171071906","https://openalex.org/W2275304190","https://openalex.org/W2541314013","https://openalex.org/W2752885492","https://openalex.org/W6680692090","https://openalex.org/W6685146262"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W3146360095","https://openalex.org/W2207067480","https://openalex.org/W2156041594","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2258948885"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}