{"id":"https://openalex.org/W2171736890","doi":"https://doi.org/10.1109/reconfig.2009.25","title":"MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs","display_name":"MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2171736890","doi":"https://doi.org/10.1109/reconfig.2009.25","mag":"2171736890"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2009.25","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2009.25","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038650332","display_name":"Yoann Guillemenet","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Yoann Guillemenet","raw_affiliation_strings":["UMR CNRS 5506, University of Montpellier 2, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5506, University of Montpellier 2, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022768635","display_name":"Syed Zahid Ahmed","orcid":null},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Syed Zahid Ahmed","raw_affiliation_strings":["UMR CNRS 5506, University of Montpellier 2, Menta, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5506, University of Montpellier 2, Menta, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029629432","display_name":"Lionel Torres","orcid":"https://orcid.org/0000-0001-5807-5070"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lionel Torres","raw_affiliation_strings":["UMR CNRS 5506, University of Montpellier 2, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5506, University of Montpellier 2, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018403777","display_name":"Alexandre Martheley","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126628","display_name":"Mensia (France)","ror":"https://ror.org/0319b3z70","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210126628"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Martheley","raw_affiliation_strings":["Menta, France"],"affiliations":[{"raw_affiliation_string":"Menta, France","institution_ids":["https://openalex.org/I4210126628"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081739243","display_name":"Julien Eydoux","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126628","display_name":"Mensia (France)","ror":"https://ror.org/0319b3z70","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210126628"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Julien Eydoux","raw_affiliation_strings":["Menta, France"],"affiliations":[{"raw_affiliation_string":"Menta, France","institution_ids":["https://openalex.org/I4210126628"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057482196","display_name":"Jean-Baptiste Cuelle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126628","display_name":"Mensia (France)","ror":"https://ror.org/0319b3z70","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210126628"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Baptiste Cuelle","raw_affiliation_strings":["Menta, France"],"affiliations":[{"raw_affiliation_string":"Menta, France","institution_ids":["https://openalex.org/I4210126628"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003170110","display_name":"Laurent Roug\u00e9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126628","display_name":"Mensia (France)","ror":"https://ror.org/0319b3z70","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210126628"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Roug\u00e9","raw_affiliation_strings":["Menta, France"],"affiliations":[{"raw_affiliation_string":"Menta, France","institution_ids":["https://openalex.org/I4210126628"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013327343","display_name":"Gilles Sassatelli","orcid":"https://orcid.org/0000-0002-6396-286X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Sassatelli","raw_affiliation_strings":["UMR CNRS 5506, University of Montpellier 2, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5506, University of Montpellier 2, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5038650332"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307"],"apc_list":null,"apc_paid":null,"fwci":0.9144,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78980786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.9400447010993958},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7211560010910034},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6921786665916443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504805088043213},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5210703611373901},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5174829959869385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4809626638889313},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.47795963287353516},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.47155022621154785},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.46977347135543823},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4572240710258484},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.43945109844207764},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.42340612411499023},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3788878917694092},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2840338349342346},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.24100670218467712},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1507343053817749},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12391144037246704},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.08559814095497131}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.9400447010993958},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7211560010910034},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6921786665916443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504805088043213},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5210703611373901},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5174829959869385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4809626638889313},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.47795963287353516},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.47155022621154785},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.46977347135543823},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4572240710258484},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.43945109844207764},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.42340612411499023},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3788878917694092},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2840338349342346},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.24100670218467712},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1507343053817749},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12391144037246704},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.08559814095497131},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2009.25","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2009.25","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00433333v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00433333","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.reconfig.org/program.html","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1979785978","https://openalex.org/W2113398246","https://openalex.org/W2145522129","https://openalex.org/W3005986825","https://openalex.org/W4232337804","https://openalex.org/W6676777806","https://openalex.org/W6774046002"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W4235980920","https://openalex.org/W1993178305","https://openalex.org/W1998340208","https://openalex.org/W2047425695","https://openalex.org/W2342993049","https://openalex.org/W4206753316","https://openalex.org/W2148274083","https://openalex.org/W2441908667","https://openalex.org/W1612394050"],"abstract_inverted_index":{"The":[0],"need":[1],"of":[2,10,21,33,60,85,97,138],"non":[3,53],"volatility":[4],"along":[5],"with":[6,67],"the":[7,19,61,93,135],"added":[8],"flexibility":[9],"un":[11],"limited":[12,42],"reprogramming":[13],"like":[14],"SRAM":[15,68,129],"has":[16],"lead":[17],"to":[18,74,110,128,154,166],"concept":[20],"universal":[22],"memories.":[23],"MRAM":[24,103,121,139,171],"(Magnetoresistive":[25],"Random":[26],"Access":[27],"Memory)":[28],"is":[29,39],"one":[30],"prominent":[31],"member":[32],"them.":[34],"At":[35],"present":[36,81],"only":[37,65],"Flash":[38,46],"providing":[40],"a":[41,82],"bridge":[43,75],"for":[44,91,125,160,177],"that.":[45],"based":[47,69],"FPGAs":[48],"have":[49,72],"several":[50,152],"benefits":[51],"being":[52],"volatile":[54],"but":[55],"unfortunately":[56],"also":[57],"loose":[58],"many":[59],"features":[62],"which":[63],"are":[64],"possible":[66],"FPGAs.":[70,120,178],"MRAMs":[71,163],"potential":[73],"this":[76,89],"gap.":[77],"This":[78],"paper":[79],"will":[80,133],"brief":[83],"survey":[84],"our":[86,143,157],"work":[87,105,159],"in":[88,140],"regard":[90],"creating":[92],"entire":[94],"eco":[95],"system":[96],"software":[98],"and":[99,117,130,142,145,156,164],"hardware":[100],"tool":[101],"flows,":[102],"layout":[104],"at":[106],"120nm,":[107],"exploration":[108],"environments":[109],"conduct":[111],"complex":[112],"experiments":[113],"especially":[114],"Dynamic":[115],"Reconfiguration":[116],"Multi":[118],"Context":[119],"opens":[122],"new":[123],"opportunities":[124],"them":[126],"compared":[127],"Flash.":[131],"It":[132],"discuss":[134],"current":[136,144],"status":[137],"industry":[141,155],"future":[146],"test":[147],"chips":[148],"road":[149],"maps.":[150],"Provide":[151],"references":[153],"published":[158],"details":[161],"about":[162],"eFPGAs,":[165],"show":[167],"why":[168],"we":[169],"think":[170],"can":[172],"be":[173],"very":[174],"interesting":[175],"element":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}